Microchip Technology AT86RF212B-ZUR
- Part No.:
- AT86RF212B-ZUR
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
AT86RF212B-ZUR.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:9,554
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT86RF212B-ZUR from Microchip Technology (acquired Atmel) is a fully integrated 769–935 MHz IEEE 802.15.4-2003/2006/2011 and proprietary sub-GHz transceiver with BPSK/O-QPSK modulation, -110 dBm receiver sensitivity, +11 dBm programmable TX output power, and ultra-low 0.2 µA SLEEP current. It serves as the RF front-end in ZigBee, 6LoWPAN, and industrial wireless sensor nodes operating across Chinese (779–787 MHz), European (863–870 MHz), North American (902–928 MHz), and Japanese (915–930 MHz) ISM bands.
For engineers reviewing the AT86RF212B-ZUR datasheet, AT86RF212B-ZUR pinout, AT86RF212B-ZUR application, or AT86RF212B-ZUR equivalent, key selection considerations include its hardware-accelerated AES-128 engine, integrated 128-byte TRX buffer, SPI-controlled antenna diversity support via DIG1/DIG2, RX/TX indication via DIG3/DIG4, and compliance with ETSI EN 300 220-1 and FCC 47 CFR §15.247.
Technical Context
The AT86RF212B-ZUR implements a direct-sequence spread spectrum (DSSS) PHY with configurable BPSK (20/40 kb/s) and O-QPSK (100–1000 kb/s) modes, supporting both IEEE 802.15.4-2011 mandatory and high-data-rate proprietary schemes. Its fully integrated PLL enables fast frequency hopping and stable operation across four regional bands without external VCO components.
It integrates analog and digital voltage regulators (1.8 V AVDD/DVDD outputs), a 16 MHz crystal oscillator, on-chip LNA/PA, differential RF port (RFP/RFN), and MAC-level hardware accelerators including CSMA-CA, automatic ACK/retransmission, and FCS computation - all accessible via a slave SPI interface with /SEL, SCLK, MOSI, MISO, and IRQ signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 769–935 MHz covering Chinese WPAN (779–787 MHz), EU SRD (863–870 MHz), NA ISM (902–928 MHz), and JP (915–930 MHz) bands |
| Receiver Sensitivity | -110 dBm at 20 kb/s BPSK, enabling long-range, low-power mesh network links in noisy environments |
| TX Output Power | Programmable up to +11 dBm, allowing precise RF link budget tuning for regulatory compliance and range optimization |
| Modulation Schemes | BPSK (20/40 kb/s) and O-QPSK (100–1000 kb/s), supporting IEEE 802.15.4-2003/2006/2011 and proprietary high-throughput modes |
| SLEEP Current | 0.2 µA, minimizing battery drain in energy-harvesting and multi-year battery-powered sensor endpoints |
| Supply Voltage | 1.8 V to 3.6 V with internal LDOs; AVDD/DVDD regulated 1.8 V outputs simplify power design and reduce BoM count |
| Integrated Features | 128-byte TRX buffer, AES-128 hardware accelerator, antenna diversity control (DIG1/DIG2), RX/TX indication (DIG3/DIG4), and true RNG |
Pinout & Package
AT86RF212B-ZUR is housed in a 32-pin QFN package (5 mm × 5 mm × 0.9 mm) with exposed paddle electrically connected to AVSS for thermal and electrical stability. The package supports RoHS-compliant reflow assembly and industrial temperature operation (-40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFP / RFN | Differential RF I/O | 100 Ω differential port for bidirectional TX/RX; requires balun for single-ended antenna; DC-coupled only in defined states |
| /RST | Digital input | Active-low hardware reset; internal pull-up ensures defined state during P_ON |
| SLP_TR | Digital input | Multi-function control: sleep/wake, TX start, CLKM enable/disable - state-dependent behavior per radio FSM |
| /SEL, SCLK, MOSI, MISO | SPI interface | Standard 4-wire slave SPI (mode 0); supports register, frame buffer, SRAM, and AES access at ≤7.5 MHz asynchronous rate |
| IRQ | Digital output | Configurable interrupt (active high/low); doubles as Frame Buffer Empty indicator for efficient polling-free data handling |
| DIG1 / DIG2 | Digital output | Differential antenna diversity control (DIG1 inverted by DIG2); DIG2 also provides RX frame time stamping |
| DIG3 / DIG4 | Digital output | Differential RX/TX indication for external RF switch control - eliminates need for MCU GPIO monitoring of state transitions |
| XTAL1 / XTAL2 | Crytal oscillator | 16 MHz crystal interface; XTAL1 accepts external clock; internal oscillator eliminates need for external timing IC |
Key Features
| Feature | Design Value |
|---|---|
| Hardware AES-128 Accelerator | Parallel encryption/decryption independent of PHY mode, reducing MCU load and enabling secure over-the-air updates without latency penalty |
| Antenna Diversity Support | DIG1/DIG2 outputs drive external RF switches to select optimal antenna path based on RSSI/LQI, improving link reliability in multipath indoor environments |
| IEEE 802.15.4 Hardware MAC Offload | On-chip CSMA-CA, automatic ACK, retransmission, address filtering, and FCS validation eliminate software MAC implementation overhead |
| True Random Number Generator | Dedicated entropy source compliant with NIST SP 800-90A, enabling cryptographically secure key generation for device provisioning and session keys |
| Ultra-Low-Power State Machine | Five defined power states (SLEEP, TRX_OFF, RX_ON, BUSY_TX, P_ON) with sub-µA SLEEP and <10 mA RX_ON current optimize energy per bit in duty-cycled applications |
Applications
| Smart Utility Metering | Industrial Wireless Sensor Networks |
|---|---|
Use Scenario: Battery-powered gas/water/electricity meters transmitting consumption data hourly via mesh networks to concentrators. IC Role / Device Role / Timing Role: Primary RF transceiver handling IEEE 802.15.4g PHY layer, AES-encrypted payload framing, and low-duty-cycle wake-up using SLEEP mode. Use Value: 0.2 µA SLEEP current extends battery life beyond 10 years; -110 dBm sensitivity ensures reliable reception in metal-enclosed meter cabinets. | Use Scenario: Distributed vibration, temperature, and pressure sensors on rotating machinery in factory automation systems. IC Role / Device Role / Timing Role: Sub-GHz transceiver performing time-synchronized sampling bursts with RX frame time stamping (DIG2) for phase-coherent analysis. Use Value: Hardware timestamping eliminates MCU timer jitter; O-QPSK 1000 kb/s mode enables high-fidelity waveform capture without packet fragmentation. |
| Residential Home Automation | Healthcare Remote Monitoring |
Use Scenario: ZigBee-certified light switches, thermostats, and door/window sensors forming self-healing mesh networks in homes. IC Role / Device Role / Timing Role: IEEE 802.15.4-2006/2011 compliant transceiver executing beacon-enabled superframe timing, GTS allocation, and security association. Use Value: Integrated MAC acceleration reduces firmware complexity; antenna diversity (DIG1/DIG2) maintains link integrity behind drywall and furniture obstructions. | Use Scenario: Wearable ECG patches and glucose monitors transmitting encrypted biometric data to gateways every 5 minutes. IC Role / Device Role / Timing Role: Secure sub-GHz node implementing AES-128 encryption, battery monitoring, and low-voltage brown-out detection (BATMON). Use Value: On-chip AES engine prevents plaintext exposure; 1.8 V minimum supply enables direct coin-cell operation without boost converter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz transceiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si4463-B1B-FMR | Wider frequency range (119–1050 MHz), higher TX power (+20 dBm), no integrated AES engine, different SPI command structure | Preferred for long-range point-to-point links requiring >+11 dBm; lacks hardware MAC offload, increasing MCU firmware burden | Select when maximum RF range outweighs security and MAC acceleration needs; requires full protocol stack reimplementation |
| CC1120RHBR | Proprietary PHY only (no IEEE 802.15.4 hardware support), lower RX sensitivity (-120 dBm), no integrated AES, 24-pin QFN | Suitable for custom protocols needing ultra-low RX noise floor; incompatible with ZigBee/Thread stacks without software PHY layer | Choose for non-standard, high-sensitivity proprietary networks where IEEE compliance is unnecessary |
Compared with Si4463-B1B-FMR and CC1120RHBR, AT86RF212B-ZUR uniquely delivers IEEE 802.15.4-2011 hardware compliance, on-chip AES-128, and MAC acceleration in a single chip - reducing BOM cost, firmware development effort, and power-per-bit in standards-based IoT deployments.
Availability
AT86RF212B-ZUR is available at Aetrix Electronics and suitable for smart utility metering, industrial wireless sensor networks, residential home automation, healthcare remote monitoring, and energy harvesting systems requiring stable component supply across global regulatory regions.
Supply support for AT86RF212B-ZUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AT86RF212B-ZUR as part of its legacy wireless portfolio. The company specializes in microcontrollers, analog, and connectivity solutions for industrial, automotive, and IoT markets.
The AT86RF212B-ZUR belongs to Atmel's IEEE 802.15.4 transceiver product line, designed specifically to enable low-power, standards-compliant, and secure sub-GHz wireless communication for battery-operated sensor and control nodes.
FAQ
What frequency bands does the AT86RF212B-ZUR support?
The AT86RF212B-ZUR supports four regional ISM bands: Chinese WPAN (779–787 MHz), European SRD (863–870 MHz), North American ISM (902–928 MHz), and Japanese (915–930 MHz). It achieves this through a single integrated RF front end and programmable PLL, eliminating band-specific variants. All bands are enabled simultaneously in firmware, allowing dynamic channel selection without hardware change. The AT86RF212B-ZUR meets ETSI EN 300 220-1 and FCC 47 CFR §15.247 requirements in each region.
Does the AT86RF212B-ZUR include hardware support for IEEE 802.15.4 MAC functions?
Yes, the AT86RF212B-ZUR includes dedicated hardware accelerators for key IEEE 802.15.4 MAC functions: CSMA-CA with Listen Before Talk (LBT), automated acknowledgement and retransmission, automatic address filtering, and hardware FCS computation. These features operate independently of the host MCU, reducing interrupt load and ensuring deterministic timing for time-critical operations. The AT86RF212B-ZUR does not implement the full MAC layer in hardware but significantly offloads the most timing-sensitive and computationally intensive tasks from the MCU.
How is antenna diversity implemented using the AT86RF212B-ZUR?
Antenna diversity is implemented using the AT86RF212B-ZUR's DIG1 and DIG2 pins, which provide complementary digital outputs to control external RF switches. DIG1 drives one antenna path while DIG2 (its logical inverse) drives the other, enabling seamless switching between antennas during receive. The host MCU evaluates RSSI or LQI values and toggles the DIG1/DIG2 pair to select the antenna with superior signal quality. This functionality is fully supported in the AT86RF212B-ZUR's hardware and requires no additional timing-critical firmware logic.
What is the role of the DIG3 and DIG4 pins on the AT86RF212B-ZUR?
DIG3 and DIG4 on the AT86RF212B-ZUR serve as differential RX/TX indication outputs. DIG3 asserts high during active receive, while DIG4 (its inverted complement) asserts high during active transmit. These pins directly control external RF front-end components such as T/R switches or power amplifiers without MCU intervention, reducing latency and simplifying PCB routing. When unused, both pins default to AVSS (analog ground) via internal pull-downs, ensuring predictable RF path behavior during initialization or sleep.
Can the AT86RF212B-ZUR operate from a single 3.3 V supply?
Yes, the AT86RF212B-ZUR can operate from a single 3.3 V supply applied to DEVDD (pin 15) and EVDD (pin 28), while configuring its internal 1.8 V regulators to supply AVDD and DVDD. The device's dual-domain regulator architecture allows external 3.3 V to power both analog and digital sections, with internal LDOs generating clean 1.8 V for sensitive RF and digital logic. Bypass capacitors (CB1/CB3 = 1 µF) must be placed near AVDD/DVDD pins, and the regulators remain active in all states except SLEEP, preserving register context across low-power transitions. The AT86RF212B-ZUR retains full functionality across its 1.8–3.6 V supply range.
AT86RF212B-ZUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4, General ISM < 1GHz
- Protocol:
- 6LoWPAN, Zigbee®
- Modulation:
- BPSK, O-QPSK
- Frequency:
- 769MHz ~ 935MHz
- Data Rate (Max):
- 1Mbps
- Power - Output:
- 10dBm
- Sensitivity:
- -110dBm
- Memory Size:
- 128B SRAM
- Serial Interfaces:
- SPI
- GPIO:
- -
- Voltage - Supply:
- 1.8V ~ 3.6V
- Current - Receiving:
- 8.7mA ~ 9.2mA
- Current - Transmitting:
- 9.5mA ~ 26.5mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-QFN (5x5)
AT86RF212B-ZUR FAQ
1.How can I place an order for AT86RF212B-ZUR through Aetrix?
Please submit a Request for Quotation (RFQ) for AT86RF212B-ZUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT86RF212B-ZUR reliable?
The price and inventory of AT86RF212B-ZUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT86RF212B-ZUR is usually 5 days.
3.What payment methods are accepted for AT86RF212B-ZUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT86RF212B-ZUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT86RF212B-ZUR?
AT86RF212B-ZUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT86RF212B-ZUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT86RF212B-ZUR?
For technical support, including AT86RF212B-ZUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT86RF212B-ZUR requirements.
6.How does Aetrix verify that AT86RF212B-ZUR is sourced from the original manufacturer or authorized distributors?
All AT86RF212B-ZUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT86RF212B-ZUR meets industry standards.
7.What is the process for return or replacement of AT86RF212B-ZUR?
All AT86RF212B-ZUR units undergo pre-shipment inspection (PSI). If there is an issue with AT86RF212B-ZUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT86RF212B-ZUR part is unused and in its original packaging.
Return procedure for AT86RF212B-ZUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT86RF212B-ZUR Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

