Microchip Technology AT91SAM9CN12B-CFU
- Part No.:
- AT91SAM9CN12B-CFU
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 247-LFBGA
- Datasheet:
-
AT91SAM9CN12B-CFU.pdf
- Description:
- IC MPU SAM9CN 400MHZ 247BGA
- Quantity:
- Payment:

- Shipping:

Inventory:123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT91SAM9CN12B-CFU from Microchip Technology is a 32-bit Arm926EJ-S™-based embedded MPU with secure boot ROM, 400 MHz CPU core, 128 KB on-chip ROM, 32 KB SRAM, and hardware-accelerated AES-256/SHA256 cryptography. It integrates LCD controller, 12-channel 10-bit ADC with resistive touchscreen support, USB 2.0 Full-Speed Host/Device, SDIO, dual SPI, four USARTs, and DDR2/LPDDR/NAND Flash interfaces - deployed in industrial HMI and secure edge gateway applications.
For engineers reviewing the AT91SAM9CN12B-CFU datasheet, AT91SAM9CN12B-CFU pinout, AT91SAM9CN12B-CFU application, or AT91SAM9CN12B-CFU equivalent, key selection criteria include secure boot capability, 217-ball 0.8 mm pitch BGA package compatibility, cryptographic accelerator support for FIPS 197/180-2 compliance, and integrated peripheral mix for human-machine interface and data acquisition systems.
Technical Context
The AT91SAM9CN12B-CFU implements an Arm926EJ-S core with MMU, 16 KB instruction and 16 KB data caches, and runs at up to 400 MHz. Its system bus operates at 133 MHz with eight DMA channels and distributed memory architecture including 32 KB single-cycle SRAM.
It features dedicated hardware accelerators for AES-256, SHA1, and SHA256 with DMA support, plus a NIST SP 800-22–compliant True Random Number Generator (TRNG) and 256-bit fuse bank for crypto key storage. The device supports secure boot via on-chip ROM and includes JTAG disable functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm926EJ-S running at up to 400 MHz with MMU, 16 KB I-cache, 16 KB D-cache |
| Memory Interface | 32-bit EBI supporting DDR2/LPDDR, SDR/LPSDR, NAND Flash with 24-bit PMECC |
| Cryptography | AES-256/192/128, SHA1/SHA256, TRNG compliant with NIST SP 800-22, 256-bit fuse key storage |
| Analog Peripherals | 12-channel 10-bit ADC with 5-wire resistive touchscreen support and programmable trigger |
| USB & Connectivity | Full-speed USB Device + Host ports with on-chip transceivers; SDIO, dual SPI, four USARTs, two TWI |
| Package | 217-ball BGA, 0.8 mm ball pitch, RoHS-compliant, thermal pad exposed on bottom |
| Power Management | Dual PLL (system + USB), clock gating, battery-backed registers, shutdown controller with 4×32-bit GPBR |
Pinout & Package
AT91SAM9CN12B-CFU is housed in a 217-ball fine-pitch BGA package (0.8 mm pitch) with exposed thermal pad. Pin functions are organized across four parallel I/O controllers (PIOA–PIOD), EBI, USB, clock, reset, and debug domains. Power rails include VDDCORE (1.05–1.15 V), VDDIOP0/VDDIOP1 (1.65–3.6 V), VDDANA (3.0–3.6 V), VDDUSB (3.0–3.6 V), and VDDBU (battery backup).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA31, PB0–PB18, PC0–PC31, PD0–PD21 | Programmable I/O Lines | 105 multiplexed GPIOs with configurable pull-up/pull-down, Schmitt trigger, and peripheral alternate functions |
| D0–D31, A0–A25, NCS0–NCS5, NRD, NWR0–NWR3 | External Bus Interface | 32-bit data/26-bit address bus with chip select, read/write control for DDR2/LPDDR/NAND/Static memory |
| HDP/HDM, DDP/DDM | USB Transceiver I/O | Differential analog signals for full-speed USB Host and Device ports; require 27 Ω series termination |
| XIN/XOUT, XIN32/XOUT32 | Oscillator Inputs/Outputs | Supports 16 MHz main crystal and 32.768 kHz slow clock; internal RC oscillators provide fallback |
| NRST, NTRST, BMS, TCK–TDO | Reset & JTAG Debug | Asynchronous reset (active-low), JTAG boundary scan with RTCK for synchronous debugging |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot ROM | Immutable on-chip ROM enforces authenticated boot chain; prevents unauthorized firmware execution |
| Hardware Crypto Engine | Dedicated AES/SHA accelerators offload CPU, enabling real-time encryption of high-bandwidth data streams |
| Resistive Touchscreen Interface | Integrated 12-channel ADC with touch detection logic eliminates external controller in HMI designs |
| Flexible Memory Support | Single MPU supports LPDDR, DDR2, NAND (with PMECC), and NOR/PSRAM - reducing BOM count |
| Low-Power Operation | Multiple sleep modes, programmable clock gating, and battery-backed registers enable <10 µA standby current |
| Peripheral Multiplexing | Each GPIO supports ≥3 alternate peripheral functions (e.g., UART/SPI/TC), maximizing pin utility in space-constrained layouts |
Applications
| Industrial HMI Terminal | Secure Edge Gateway |
|---|---|
|
Use Scenario: Standalone panel-mounted display with touchscreen, local data logging, and cellular/Wi-Fi uplink. IC Role / Device Role / Timing Role: Main application processor managing LCD rendering, touch input, USB/SDIO storage, and secure OTA firmware updates. Use Value: Integrated LCD controller and resistive touchscreen ADC reduce external component count; hardware crypto enables TLS 1.2 handshake acceleration. |
Use Scenario: Field-deployed IoT gateway aggregating Modbus/RS485 sensor data and forwarding encrypted payloads to cloud platforms. IC Role / Device Role / Timing Role: Central secure processing node executing Linux, validating sensor signatures via SHA256, and encrypting payloads with AES-256 before transmission. Use Value: On-chip TRNG and fused key storage prevent key extraction; dual USB ports support simultaneous host (sensor hub) and device (configuration tool) operation. |
| Medical Data Logger | Automated Test Equipment |
|
Use Scenario: Portable diagnostic device capturing analog sensor waveforms (ECG, SpO₂) and storing timestamped records to SD card. IC Role / Device Role / Timing Role: Real-time data acquisition engine using 10-bit ADC with programmable trigger, DMA-driven SDIO writes, and RTC-stamped logs. Use Value: 12-channel ADC supports multi-sensor inputs; 32 KB SRAM buffers high-sample-rate streams without DRAM latency penalties. |
Use Scenario: Rack-mounted test controller interfacing with GPIB, RS232, and digital I/O instruments via custom carrier board. IC Role / Device Role / Timing Role: Embedded Linux host managing instrument communication stacks, generating precise timing signals via PWM/TC peripherals, and logging results to NAND flash. Use Value: Six 32-bit timer/counters and four PWM outputs enable synchronized stimulus generation; NAND controller with PMECC ensures reliable long-term log retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT91SAM9X35-CU | No crypto accelerators; standard boot ROM only; lacks TRNG and AES/SHA engines | Suitable for non-secure HMI where cost sensitivity outweighs security requirements | Select when cryptographic operations are handled externally or omitted entirely |
| i.MX283 (NXP) | ARM926EJ-S @ 454 MHz; includes CAAM crypto block but no secure boot ROM; different pinout and memory map | Requires PCB redesign; better suited for Linux-based media-rich UIs with audio codec support | Choose for higher CPU throughput and integrated audio subsystem, accepting layout change cost |
Compared with AT91SAM9X35-CU and i.MX283, the AT91SAM9CN12B-CFU uniquely combines secure boot, on-die crypto acceleration, and resistive touchscreen ADC in a 217-ball BGA - enabling compact, certified secure edge devices without external security co-processors or touch controllers.
Availability
AT91SAM9CN12B-CFU is available at Aetrix Electronics and suitable for industrial HMI terminals, secure edge gateways, medical data loggers, and automated test equipment requiring stable component supply across extended product lifecycles.
Supply support for AT91SAM9CN12B-CFU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, FPGA, and connectivity solutions, with deep expertise in secure embedded systems and long-lifecycle industrial components.
The SAM9CN family targets secure, resource-constrained edge applications demanding hardware-enforced trust, cryptographic acceleration, and rich peripheral integration - especially where regulatory compliance (e.g., IEC 62443, FDA) mandates tamper-resistant boot and data protection.
FAQ
What is the maximum operating frequency of the AT91SAM9CN12B-CFU CPU core?
The AT91SAM9CN12B-CFU features an Arm926EJ-S core rated for operation up to 400 MHz. This frequency is sustained under specified voltage (VDDCORE = 1.05–1.15 V) and temperature conditions per the DS60001517A datasheet. System bus speed is independently rated at 133 MHz, decoupled from core frequency via internal clock domain bridging.
Does the AT91SAM9CN12B-CFU support secure boot, and how is it implemented?
Yes, the AT91SAM9CN12B-CFU includes a dedicated secure Boot ROM that enforces cryptographic verification of the first-stage bootloader before execution. This ROM is immutable and leverages the on-chip TRNG and AES engine to validate digital signatures - preventing unauthorized firmware loading. The AT91SAM9CN12B-CFU is the only variant in the SAM9N/CN series with this feature.
Which memory types does the AT91SAM9CN12B-CFU's External Bus Interface support?
The AT91SAM9CN12B-CFU EBI supports DDR2, LPDDR, SDR, LPSDR, NAND Flash (with 24-bit PMECC), and static memories including NOR and PSRAM. It provides 32-bit data width, 26-bit addressing (A0–A25), and dedicated control signals like NCS0–NCS5, NRD, NWR0–NWR3, and NAND-specific lines (NANDALE/NANDCLE).
Can the AT91SAM9CN12B-CFU drive a resistive touchscreen directly, and what ADC resolution is available?
Yes, the AT91SAM9CN12B-CFU integrates a 12-channel, 10-bit successive-approximation ADC with dedicated pins (AD0–AD4) and logic for 4- or 5-wire resistive touchscreen measurement. It supports automatic coordinate acquisition, pen-down detection, and programmable trigger sources - eliminating need for external touch controller ICs.
What package options are available for the AT91SAM9CN12B-CFU, and which one corresponds to this part number?
The AT91SAM9CN12B-CFU is specifically the 217-ball BGA variant with 0.8 mm ball pitch. While the SAM9CN12 family also offers a 247-ball 0.5 mm pitch option, the "B" suffix in AT91SAM9CN12B-CFU denotes the 217-ball package. Pinout, thermal pad configuration, and mechanical dimensions differ between the two packages and are not interchangeable.
AT91SAM9CN12B-CFU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 247-LFBGA
- Series:
- SAM9CN
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- LPDDR, LPDDR2, DDR2, SDR, SRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 247-BGA (10x10)
- Additional Interfaces:
- EBI/EMI, I2C, MMC/SD/SDIO, SPI, SSC, UART/USART
AT91SAM9CN12B-CFU FAQ
1.How can I place an order for AT91SAM9CN12B-CFU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT91SAM9CN12B-CFU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT91SAM9CN12B-CFU reliable?
The price and inventory of AT91SAM9CN12B-CFU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT91SAM9CN12B-CFU is usually 5 days.
3.What payment methods are accepted for AT91SAM9CN12B-CFU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT91SAM9CN12B-CFU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT91SAM9CN12B-CFU?
AT91SAM9CN12B-CFU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT91SAM9CN12B-CFU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT91SAM9CN12B-CFU?
For technical support, including AT91SAM9CN12B-CFU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT91SAM9CN12B-CFU requirements.
6.How does Aetrix verify that AT91SAM9CN12B-CFU is sourced from the original manufacturer or authorized distributors?
All AT91SAM9CN12B-CFU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT91SAM9CN12B-CFU meets industry standards.
7.What is the process for return or replacement of AT91SAM9CN12B-CFU?
All AT91SAM9CN12B-CFU units undergo pre-shipment inspection (PSI). If there is an issue with AT91SAM9CN12B-CFU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT91SAM9CN12B-CFU part is unused and in its original packaging.
Return procedure for AT91SAM9CN12B-CFU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT91SAM9CN12B-CFU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
