Microchip Technology AT91SAM9CN12-CFUR
- Part No.:
- AT91SAM9CN12-CFUR
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 247-LFBGA
- Datasheet:
-
AT91SAM9CN12-CFUR.pdf
- Description:
- IC MPU SAM9CN 400MHZ 247BGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,781
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT91SAM9CN12-CFUR from Microchip Technology is a 32-bit ARM926EJ-S-based embedded MPU with secure boot ROM, 256-bit AES/SHA256 hardware crypto accelerators, 128 KB ROM, 32 KB SRAM, and support for DDR2/LPDDR and NAND Flash. It integrates LCD controller, resistive touchscreen interface, dual USB (Host/Device), SDIO, multiple UARTs/SPI/I²C, and a 12-channel 10-bit ADC - deployed in industrial HMIs and secure edge gateways.
For engineers reviewing the AT91SAM9CN12-CFUR datasheet, AT91SAM9CN12-CFUR pinout, AT91SAM9CN12-CFUR application, or AT91SAM9CN12-CFUR equivalent, key selection considerations include secure boot enforcement, on-chip TRNG and PMECC for NAND reliability, 105 GPIOs with configurable I/O voltage (1.8V/3.3V), and BGA217 0.8 mm pitch package compatibility with industrial layout constraints.
Technical Context
The AT91SAM9CN12-CFUR implements an Arm926EJ-S core running at up to 400 MHz with MMU, 16 KB instruction and 16 KB data caches, and a 133 MHz multi-layer AHB bus matrix backed by eight DMA channels. Its system architecture includes dual PLLs (system + USB-optimized), programmable clock outputs, and a dedicated backup section with 32 kHz RC oscillator and four 32-bit GPBRs.
Cryptographic functionality is hardware-accelerated via dedicated AES-256/192/128 and SHA-1/SHA256 engines compliant with FIPS 197 and FIPS 180-2, coupled with an NIST SP 800-22–compliant True Random Number Generator. Secure boot is enforced by a dedicated Boot ROM that validates signature before executing user code from external memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Arm926EJ-S 32-bit RISC processor with Thumb support, MMU, and Jazelle Java acceleration - enables Linux/RTOS execution with memory protection. |
| Max Core Frequency | 400 MHz - delivers deterministic real-time performance for industrial control and multimedia UI rendering. |
| On-chip Memory | 128 KB ROM (secure or standard boot), 32 KB single-cycle SRAM - eliminates need for external boot ROM and reduces boot latency. |
| Crypto Acceleration | AES-256/192/128 + SHA-1/SHA256 hardware engines with DMA support - offloads encryption/authentication from CPU, enabling TLS/IPsec at line rate. |
| Memory Interfaces | 32-bit EBI supporting DDR2/LPDDR, SDR/LPSDR, static RAM, and MLC/SLC NAND with 24-bit PMECC - ensures robust storage in harsh environments. |
| Analog Peripherals | 12-channel 10-bit ADC with 5-wire resistive touchscreen support - enables direct integration of touch panels without external controllers. |
| I/O Voltage Support | 1.8 V or 3.3 V per I/O bank - allows mixed-voltage interfacing with legacy peripherals and modern low-power sensors without level shifters. |
Pinout & Package
AT91SAM9CN12-CFUR is packaged in a 217-ball BGA with 0.8 mm pitch, RoHS-compliant and green-qualified. The package supports industrial thermal profiles and high-density PCB routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA31, PB0–PB18, PC0–PC31, PD0–PD21 | Programmable I/O Banks A–D | 105 total GPIOs, each configurable as digital I/O, peripheral function (UART/SPI/ADC/etc.), or with pull-up/pull-down/Schmitt trigger - enables flexible board-level signal routing. |
| D0–D31, A0–A25, NCS0–NCS5, NRD, NWR0–NWR3 | External Bus Interface (EBI) Signals | Full 32-bit data/address bus with NAND/DDR2/SDRAM control - directly interfaces with external memory without glue logic. |
| HDP/HDM, DDP/DDM | USB Full-Speed Transceiver I/O | Dedicated analog USB pins with internal transceivers - eliminates need for external PHY in both host and device roles. |
| AD0–AD11, ADVREF | Analog Input & Reference | 12 analog inputs (including 5-wire touchscreen channels) with shared reference - supports precision sensor acquisition and touch coordinate calculation. |
| XIN/XOUT, XIN32/XOUT32 | Oscillator Inputs/Outputs | Supports 16 MHz main crystal and 32.768 kHz RTC crystal - enables accurate timekeeping and stable system clock generation. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot ROM | Enforces cryptographic signature verification of first-stage bootloader - prevents unauthorized firmware execution and establishes root-of-trust. |
| Fuse Bits (256 crypto + 64 device) | One-time-programmable fuses for AES keys, JTAG disable, and forced ROM boot - hardens device against reverse engineering and debug access. |
| 24-bit Programmable Multibit ECC (PMECC) | Corrects up to 24 bit errors per 512-byte NAND page - extends NAND flash lifetime and improves field reliability in industrial storage. |
| Independent Watchdog & Crystal Failure Detection | Dual fault-monitoring circuits ensure fail-safe recovery in unattended systems - critical for remote edge nodes and safety-critical HMIs. |
| Low-Power Shutdown Mode with Backup Registers | Retains four 32-bit GPBRs and RTC during shutdown - preserves state across power cycles without external battery-backed SRAM. |
Applications
| Industrial HMI Terminal | Secure Edge Gateway |
|---|---|
|
Use Scenario: Touchscreen-based operator interface in factory automation panels with local data logging and remote diagnostics. IC Role / Device Role / Timing Role: Main application processor executing Linux-based UI stack, managing LCD/touch, USB/SDIO storage, and dual UARTs for PLC communication. Use Value: Integrated LCD controller and 5-wire touchscreen support eliminate external display drivers; 32 KB SRAM enables fast UI rendering without external cache. |
Use Scenario: Field-deployed IoT gateway aggregating Modbus/RS485 sensor data, encrypting payloads, and forwarding via cellular/Wi-Fi. IC Role / Device Role / Timing Role: Secure application host performing TLS handshake, AES-GCM encryption, and authenticated firmware updates over HTTPS/MQTT-SN. Use Value: Hardware AES/SHA engines achieve >20 Mbps encrypted throughput while freeing CPU for protocol translation; TRNG seeds session keys securely. |
| Medical Device Controller | Ruggedized Data Logger |
|
Use Scenario: Portable diagnostic instrument requiring FDA-compliant secure boot, audit logging, and analog sensor acquisition. IC Role / Device Role / Timing Role: Trusted execution environment with verified boot chain, 12-channel ADC sampling vital signs, and USB Device for clinical data export. Use Value: Fuse-configurable JTAG disable and secure ROM boot satisfy regulatory requirements for tamper resistance; PMECC ensures NAND log integrity over 10+ years. |
Use Scenario: Environmental monitoring node operating in wide temperature range (-40°C to +85°C) with long-term NAND-based data retention. IC Role / Device Role / Timing Role: Primary controller managing low-power sleep cycles, timestamped ADC sampling, and error-corrected NAND writes under variable power conditions. Use Value: Battery-backed RTC and GPBRs preserve timestamps and state during brownouts; 1.8V/3.3V I/O supports ultra-low-power sensors directly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT91SAM9X35-CU | Lacks secure boot ROM, AES/SHA hardware, and TRNG; includes Ethernet MAC and CAN controller. | Better suited for non-secure networking applications requiring wired connectivity over cryptographic services. | Select when Ethernet/CAN are mandatory and security is handled externally or in software. |
| ATSAMA5D36-CU | ARM Cortex-A5 core (536 MHz), larger L2 cache, no on-chip crypto accelerators, supports DDR3/LPDDR2. | Higher performance for Linux GUIs and video processing, but requires external crypto ICs for FIPS compliance. | Choose for compute-intensive tasks where software-based crypto is acceptable and DDR3 bandwidth is required. |
Compared with AT91SAM9X35-CU and ATSAMA5D36-CU, the AT91SAM9CN12-CFUR uniquely delivers certified hardware crypto, secure boot enforcement, and NAND PMECC in a cost-optimized ARM9 footprint - making it optimal for resource-constrained, security-critical industrial endpoints where certification and long-term NAND reliability are non-negotiable.
Availability
AT91SAM9CN12-CFUR is available at Aetrix Electronics and suitable for industrial HMIs, secure edge gateways, medical device controllers, and ruggedized data loggers requiring stable component supply across extended product lifecycles.
Supply support for AT91SAM9CN12-CFUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company delivering microcontrollers, analog, FPGA, and security solutions with emphasis on reliability, longevity, and embedded control.
The SAM9CN series targets secure, low-power industrial and medical applications requiring certified cryptography, tamper-resistant boot, and long-lifecycle support - distinguishing it from general-purpose MPUs.
FAQ
What is the primary security feature differentiating AT91SAM9CN12-CFUR from AT91SAM9N12?
The AT91SAM9CN12-CFUR includes a secure Boot ROM that enforces cryptographic signature validation before executing external code, whereas the AT91SAM9N12 uses only a standard Boot ROM. Additionally, AT91SAM9CN12-CFUR integrates hardware AES-256/SHA256 accelerators and a NIST SP 800-22–compliant TRNG - features absent in AT91SAM9N12. These capabilities make AT91SAM9CN12-CFUR suitable for FIPS 140-2 Level 1–compliant designs.
Does AT91SAM9CN12-CFUR support DDR2 memory, and what is the maximum data rate?
Yes, AT91SAM9CN12-CFUR supports DDR2 memory via its 32-bit External Bus Interface with dedicated DDR2/LPDDR controller. It operates at up to 133 MHz system bus frequency, enabling sustained DDR2-266 (133 MHz clock, 266 MT/s) operation with full command/address/control signal support including DQS, DQM, and differential SDCK. The controller also supports LPDDR for ultra-low-power modes.
How many USB interfaces does AT91SAM9CN12-CFUR provide, and are external PHYs required?
AT91SAM9CN12-CFUR provides two independent USB interfaces: one Full-Speed USB Device port and one Full-Speed USB Host port, each with integrated on-chip transceivers. No external PHY is required - HDP/HDM (host) and DDP/DDM (device) pins connect directly to USB connectors. Both ports support standard USB 2.0 FS signaling and are electrically compliant without additional components.
What package type and ball count does AT91SAM9CN12-CFUR use?
AT91SAM9CN12-CFUR uses a 217-ball fine-pitch BGA package with 0.8 mm ball pitch, RoHS-compliant and qualified for industrial temperature range (–40°C to +85°C). This package is distinct from the 247-ball 0.5 mm variant and is explicitly designated in the CFUR suffix per Microchip's ordering nomenclature.
Can AT91SAM9CN12-CFUR execute Linux, and what memory configuration is recommended?
Yes, AT91SAM9CN12-CFUR is qualified to run Linux (e.g., Yocto Project, Buildroot) using its Arm926EJ-S core, MMU, and 32 KB SRAM. A typical configuration pairs it with 128 MB DDR2 and 512 MB NAND Flash (with PMECC enabled). The 128 KB ROM contains a validated bootstrap loader, and the 32 KB SRAM serves as initial stack and kernel decompression buffer - eliminating need for external SRAM in most deployments.
AT91SAM9CN12-CFUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 247-LFBGA
- Series:
- SAM9CN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- LPDDR, LPDDR2, DDR2, SDR, SRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 247-BGA (10x10)
- Additional Interfaces:
- EBI/EMI, I2C, MMC/SD/SDIO, SPI, SSC, UART/USART
AT91SAM9CN12-CFUR FAQ
1.How can I place an order for AT91SAM9CN12-CFUR through Aetrix?
Please submit a Request for Quotation (RFQ) for AT91SAM9CN12-CFUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT91SAM9CN12-CFUR reliable?
The price and inventory of AT91SAM9CN12-CFUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT91SAM9CN12-CFUR is usually 5 days.
3.What payment methods are accepted for AT91SAM9CN12-CFUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT91SAM9CN12-CFUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT91SAM9CN12-CFUR?
AT91SAM9CN12-CFUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT91SAM9CN12-CFUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT91SAM9CN12-CFUR?
For technical support, including AT91SAM9CN12-CFUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT91SAM9CN12-CFUR requirements.
6.How does Aetrix verify that AT91SAM9CN12-CFUR is sourced from the original manufacturer or authorized distributors?
All AT91SAM9CN12-CFUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT91SAM9CN12-CFUR meets industry standards.
7.What is the process for return or replacement of AT91SAM9CN12-CFUR?
All AT91SAM9CN12-CFUR units undergo pre-shipment inspection (PSI). If there is an issue with AT91SAM9CN12-CFUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT91SAM9CN12-CFUR part is unused and in its original packaging.
Return procedure for AT91SAM9CN12-CFUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT91SAM9CN12-CFUR Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

