Microchip Technology AT91SAM9N12-CUR
- Part No.:
- AT91SAM9N12-CUR
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 217-LFBGA
- Datasheet:
-
AT91SAM9N12-CUR.pdf
- Description:
- IC MPU SAM9N 400MHZ 217LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT91SAM9N12-CUR from Microchip Technology (formerly Atmel) is an ARM926EJ-S™-based embedded microprocessor unit (MPU) operating at up to 400 MHz, featuring a 32-Kbyte SRAM, 128-Kbyte ROM, LCD controller with resistive touch support, dual USB (Host/Device), SDIO, multiple UARTs/SPI/I²C, and DDR2/LPDDR/NAND Flash interfaces. It targets industrial HMI, portable medical devices, and networked edge controllers requiring integrated display, connectivity, and secure boot.
For engineers reviewing the AT91SAM9N12-CUR datasheet, AT91SAM9N12-CUR pinout, AT91SAM9N12-CUR application, or AT91SAM9N12-CUR equivalent, key selection criteria include its 217-ball 0.8 mm pitch BGA package, 105 programmable I/O lines with independent 1.8V/3.3V voltage support, MLC/SLC NAND controller with 24-bit PMECC, and standard Boot ROM without cryptographic accelerators.
Technical Context
The AT91SAM9N12-CUR implements a 32-bit ARM926EJ-S core with MMU, 16-Kbyte instruction and data caches, and runs at up to 400 MHz with system bus speed up to 133 MHz. Its multi-layer AHB bus matrix supports eight DMA channels and distributed memory resources including on-chip SRAM and ROM.
It integrates a full-speed USB Device and Host controller with dedicated transceivers, a high-speed SD/SDIO host controller, 12-channel 10-bit ADC with 5-wire resistive touchscreen interface, and a 32-bit External Bus Interface supporting DDR2, LPDDR, SDR, and NAND Flash with hardware ECC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM926EJ-S™ processor, 400 MHz max clock - enables real-time Linux execution and deterministic interrupt handling |
| Memory | 128-Kbyte ROM (standard boot), 32-Kbyte SRAM - provides fast boot code storage and zero-wait-state working memory |
| External Interface | 32-bit EBI with DDR2/LPDDR/SDR/NAND support - allows direct connection to high-density, low-cost memory without external glue logic |
| Peripherals | USB FS Host + Device, SDIO, LCD controller, 10-bit ADC (12 ch), 4 USARTs, 2 SPI, 2 TWI - integrates full HMI and connectivity stack in single chip |
| Crypto | No AES/SHA/TRNG - distinguishes it from SAM9CN11/CN12; uses standard Boot ROM only, no fuse-based key protection |
| I/O Voltage | 1.8V or 3.3V configurable per group - eliminates need for external level shifters between memory and peripheral domains |
| Package | 217-ball BGA, 0.8 mm pitch - balances PCB routing density, thermal performance, and assembly yield for industrial designs |
Pinout & Package
The AT91SAM9N12-CUR is housed in a 217-ball fine-pitch BGA package (0.8 mm ball pitch) with four power domains: VDDCORE (1.08–1.32 V), VDDIOP0/VDDIOP1 (1.8/3.3 V I/O), VDDANA (analog supply), and VDDNF (NAND Flash interface). Ball assignments follow JEDEC MO-275AC mechanical standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA31, PB0–PB18, PC0–PC31, PD0–PD21 | Programmable I/O banks | 105 total multiplexed signals; each pin supports GPIO, peripheral alternate functions, pull-up/down, Schmitt trigger, and change-interrupt |
| D0–D31, A0–A25, NCS0–NCS5, NRD, NWR0–NWR3 | External Bus Interface | Direct connection to DDR2/LPDDR, NAND, or static memories; includes byte masking, wait control, and NAND-specific ALE/CLE signals |
| LCDDAT0–LCDDAT23, LCDVSYNC, LCDHSYNC, LCDPCK | LCD Controller outputs | Supports up to 24-bit RGB parallel interface; pixel clock up to 65 MHz enables VGA (640×480) and SVGA (800×600) displays |
| HDP/HDM, DDP/DDM | USB transceiver I/O | Dedicated full-speed analog transceivers for USB Host (UHP) and Device (UDP); no external PHY required |
| AD0–AD11, ADTRG, ADVREF | Analog inputs | 12-channel 10-bit ADC with internal reference; supports 5-wire resistive touchscreen via dedicated channel mapping (AD0XP_UL, AD1XM_UR, etc.) |
Key Features
| Feature | Design Value |
|---|---|
| ARM926EJ-S Core + MMU | Enables full Linux OS deployment with memory protection and virtual address translation |
| Integrated LCD Controller + Touch Support | Reduces BOM by eliminating external display bridge IC and separate touch controller |
| Dual USB Full-Speed Ports | Allows simultaneous device-mode (e.g., CDC ACM) and host-mode (e.g., USB flash drive) operation without hub |
| MLC/SLC NAND Flash Controller with PMECC | Hardware 24-bit error correction enables reliable use of cost-effective NAND in industrial temperature range |
| Independent I/O Voltage Groups | Permits direct interfacing to 1.8V DDR2 and 3.3V peripherals without level-shifting circuitry |
| Low-Power Management | Shut-down controller with battery-backed registers and multiple clock gating modes reduces active/standby power in portable applications |
Applications
| Industrial HMI Panel | Portable Medical Monitor |
|---|---|
Use Scenario: Wall-mounted factory control panel with 7-inch resistive touchscreen, Ethernet backhaul, and local data logging. IC Role / Device Role / Timing Role: Central MPU executing Linux-based UI framework, driving LCD, sampling touch events, managing NAND-based firmware updates, and handling USB/Ethernet communication. Use Value: Single-chip integration of display, input, storage, and dual USB eliminates interposer boards and reduces latency in touch-to-display response. | Use Scenario: Battery-powered patient vital sign recorder with OLED or TFT display, SD card data export, and USB device mode for PC configuration. IC Role / Device Role / Timing Role: Main controller running real-time OS, acquiring analog sensor data via ADC, rendering waveforms on LCD, and enabling mass-storage-class USB device for file transfer. Use Value: On-chip 10-bit ADC with dedicated touchscreen channels and integrated SDIO host reduce external component count and PCB area in space-constrained enclosures. |
| Networked Edge Gateway | Smart Energy Meter Display Unit |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU sensors over RS-485 and reporting via Wi-Fi or cellular to cloud platform. IC Role / Device Role / Timing Role: Application processor hosting protocol stacks, managing dual UARTs for serial sensor interfaces, and controlling USB host for optional 3G/LTE modem dongle. Use Value: Four USARTs with RTS/CTS flow control and hardware FIFOs ensure robust serial communication without CPU overhead or packet loss. | Use Scenario: Electricity meter with integrated LCD showing consumption metrics, tariff info, and tamper alerts, powered from mains with backup capacitor. IC Role / Device Role / Timing Role: Dedicated display subsystem processor receiving data over SPI from metering SoC, updating LCD content, and managing backlight PWM dimming. Use Value: Integrated 4-channel 16-bit PWM controller drives LCD backlight with precise dimming curves while freeing main application CPU. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT91SAM9X35-CU | ARM926EJ-S core at 400 MHz; adds Ethernet MAC, CAN, and enhanced graphics acceleration; lacks NAND PMECC and has different pinout | Better suited for wired industrial networking where Ethernet/CAN are mandatory; not drop-in compatible due to different peripheral set and package | Select when Ethernet or CAN bus is required and board redesign is acceptable |
| SAMA5D31-CU | ARM Cortex-A5 core at 536 MHz; includes GPU, LVDS, and advanced security (AES/SHA/TRNG); larger 289-ball BGA package | Targets higher-performance UIs (e.g., OpenGL ES rendering) and secure boot requirements; requires layout changes and software porting | Choose for next-generation designs needing >400 MHz performance, GPU offload, or cryptographic acceleration |
Compared with AT91SAM9X35-CU and SAMA5D31-CU, the AT91SAM9N12-CUR offers optimal balance of proven ARM9 architecture, integrated LCD/touch, NAND support with ECC, and compact 217-BGA footprint-ideal for cost-sensitive, display-centric industrial controls where Ethernet or GPU are unnecessary.
Availability
AT91SAM9N12-CUR is available at Aetrix Electronics and suitable for industrial HMI panels, portable medical monitors, and networked edge gateways requiring stable component supply, long-term lifecycle support, and qualified industrial-temperature-grade silicon.
Supply support for AT91SAM9N12-CUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the legacy SAM9 MPU family, providing datasheets, design tools, and long-term product availability commitments.
The AT91SAM9N12-CUR belongs to the SAM9N series targeting cost-optimized, display-enabled embedded applications; it emphasizes integrated human-machine interface functionality with minimal external components and industrial reliability.
FAQ
What is the maximum operating frequency of the AT91SAM9N12-CUR core?
The AT91SAM9N12-CUR features an ARM926EJ-S™ processor core rated for operation up to 400 MHz. This frequency is achievable under specified voltage (VDDCORE = 1.2 V) and temperature (–40°C to +85°C) conditions, and enables real-time Linux execution with sufficient headroom for peripheral handling and application tasks. The AT91SAM9N12-CUR achieves this performance using a 133 MHz system bus clock derived from internal PLLs.
Does the AT91SAM9N12-CUR support NAND Flash with hardware error correction?
Yes, the AT91SAM9N12-CUR includes a dedicated MLC/SLC NAND Flash controller with programmable multi-bit ECC (PMECC) supporting up to 24-bit correction per 512-byte sector. This hardware ECC engine operates transparently during read/write operations and is essential for reliable use of consumer-grade NAND in industrial applications. The AT91SAM9N12-CUR does not require external ECC ICs or software-based correction overhead.
What package type and ball pitch does the AT91SAM9N12-CUR use?
The AT91SAM9N12-CUR is supplied exclusively in a 217-ball BGA package with 0.8 mm ball pitch, conforming to JEDEC MO-275AC. This package provides 105 user I/O pins across four parallel I/O controllers and supports standard PCB assembly processes. It is distinct from the 247-ball variant used by other SAM9 family members and is not interchangeable without board redesign.
Does the AT91SAM9N12-CUR include cryptographic acceleration blocks like AES or SHA?
No, the AT91SAM9N12-CUR does not include hardware AES, SHA, or TRNG modules. It uses a standard Boot ROM without secured boot capability, distinguishing it from the SAM9CN11 and SAM9CN12 variants. All cryptographic operations must be performed in software on the ARM9 core. This makes the AT91SAM9N12-CUR appropriate for applications where security is managed externally or at the application layer rather than in hardware.
Can the AT91SAM9N12-CUR drive a resistive touchscreen directly?
Yes, the AT91SAM9N12-CUR integrates a 12-channel 10-bit ADC with dedicated signal routing and timing control optimized for 4- and 5-wire resistive touchscreens. Channels AD0–AD4 are mapped to X+/X−/Y+/Y−/sense inputs, and the ADC supports automatic scan sequencing triggered by pen-down detection. This eliminates the need for an external touchscreen controller IC when implementing basic HMI functionality with the AT91SAM9N12-CUR.
AT91SAM9N12-CUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 217-LFBGA
- Series:
- SAM9N
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 400MHz
- Co-Processors/DSP:
- -
- RAM Controllers:
- LPDDR, LPDDR2, DDR2, SDR, SRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- -
- SATA:
- -
- USB:
- USB 2.0 (2)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 217-LFBGA (15x15)
- Additional Interfaces:
- EBI/EMI, I2C, MMC/SD/SDIO, SPI, SSC, UART/USART
AT91SAM9N12-CUR FAQ
1.How can I place an order for AT91SAM9N12-CUR through Aetrix?
Please submit a Request for Quotation (RFQ) for AT91SAM9N12-CUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT91SAM9N12-CUR reliable?
The price and inventory of AT91SAM9N12-CUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT91SAM9N12-CUR is usually 5 days.
3.What payment methods are accepted for AT91SAM9N12-CUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT91SAM9N12-CUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT91SAM9N12-CUR?
AT91SAM9N12-CUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT91SAM9N12-CUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT91SAM9N12-CUR?
For technical support, including AT91SAM9N12-CUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT91SAM9N12-CUR requirements.
6.How does Aetrix verify that AT91SAM9N12-CUR is sourced from the original manufacturer or authorized distributors?
All AT91SAM9N12-CUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT91SAM9N12-CUR meets industry standards.
7.What is the process for return or replacement of AT91SAM9N12-CUR?
All AT91SAM9N12-CUR units undergo pre-shipment inspection (PSI). If there is an issue with AT91SAM9N12-CUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT91SAM9N12-CUR part is unused and in its original packaging.
Return procedure for AT91SAM9N12-CUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT91SAM9N12-CUR Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
