Microchip Technology AT93C46-10SI-1.8-T
- Part No.:
- AT93C46-10SI-1.8-T
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT93C46-10SI-1.8-T.pdf
- Description:
- IC EEPROM 1KBIT 3-WIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C46-10SI-1.8-T from Microchip Technology (formerly Atmel) is a 1K-bit three-wire serial EEPROM with user-selectable 128 × 8 or 64 × 16 organization, operating from 1.8V to 5.5V, featuring 2 MHz clock rate at 5V, self-timed 10 ms max write cycle, and automotive-grade reliability (1M write cycles, 100-year data retention). It is used in embedded system configuration storage where low-voltage operation and space-constrained PCB layout are critical.
For engineers reviewing the AT93C46-10SI-1.8-T datasheet, AT93C46-10SI-1.8-T pinout, AT93C46-10SI-1.8-T application, or AT93C46-10SI-1.8-T equivalent, key selection considerations include its 1.8V–5.5V supply range, ORG-pin configurable x8/x16 memory mapping, SOIC-8 package compatibility, and absence of external erase requirement before write.
Technical Context
The AT93C46-10SI-1.8-T implements a synchronous three-wire serial interface (CS, SK, DI/DO) with start-bit–driven instruction decoding. Its internal logic supports seven instructions - READ, EWEN, ERASE, WRITE, ERAL, WRAL, and EWDS - all initiated by CS assertion and validated via rising-edge sampling on SK.
Memory organization is dynamically selected via the ORG pin: tied to VCC for 64-word × 16-bit mode, grounded for 128-word × 8-bit mode. The device enters Erase/Write Enable state only after explicit EWEN command and remains enabled until EWDS or power cycle, ensuring robust data integrity during power transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (128 × 8 or 64 × 16 words), enabling compact nonvolatile storage for boot parameters or calibration data |
| Supply Voltage Range | 1.8V to 5.5V - supports direct interfacing with 1.8V, 2.5V, 3.3V, and 5V microcontrollers without level shifters |
| Max Clock Frequency | 2 MHz at VCC = 5V - enables fast read/write throughput (up to 2 Mbit/s effective) in high-speed control loops |
| Write Cycle Time | 10 ms maximum - defines worst-case firmware delay before next memory access; no separate erase needed |
| Endurance & Retention | 1 million write cycles / 100 years data retention - suitable for field-updatable systems requiring long service life |
| Operating Temperature | −40°C to +85°C - qualified for industrial and automotive under-hood applications with thermal cycling stress |
| Package | 8-lead JEDEC SOIC (8S1), 3.9 mm × 4.9 mm footprint - compatible with standard reflow profiles and automated assembly |
Pinout & Package
AT93C46-10SI-1.8-T is housed in an 8-lead JEDEC-standard SOIC (8S1) package, 0.150" wide body, with gull-wing leads and 1.27 mm pitch. Pin 1 is marked by a beveled corner or notch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable: must be held low for entire instruction sequence; determines device activation window |
| SK | Serial Clock | Synchronizes all data transfers; rising edge samples DI, falling edge outputs DO; controls timing margins |
| DI | Data Input | Receives start bit, op code, address, and write data; requires setup/hold timing relative to SK |
| DO | Data Output | Serially outputs read data or Ready/Busy status; tri-states when CS is high |
| VCC | Power Supply | 1.8V–5.5V input; powers internal logic and charge pump; bypass capacitor required near pin |
| GND | Ground | Reference return path for all I/O and internal circuitry; must be low-impedance connection |
| ORG | Organization Select | Configures memory map: VCC = 64×16, GND = 128×8; unconnected defaults to x16 (not recommended for 1.8V devices) |
| DC | No Connect | Internally unused terminal; must remain floating or tied to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Three-wire serial interface | Reduces MCU GPIO count and PCB routing complexity vs. SPI/I²C; eliminates need for bidirectional data bus control logic |
| User-selectable x8/x16 organization | Enables flexible byte- or word-oriented access without firmware changes - simplifies migration between memory-width requirements |
| Self-timed write cycle | Removes external timing dependency: host waits for DO status bit instead of fixed delays, improving system predictability |
| 1.8V–5.5V operation | Eliminates voltage translation in mixed-supply systems (e.g., 1.8V FPGA + 3.3V sensor subsystem), reducing BOM cost and board area |
| Automotive-grade qualification | Validated for −40°C to +85°C operation with 1M endurance - meets AEC-Q100 stress test requirements for Tier-1 automotive modules |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) |
|---|---|
Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and firmware revision flags in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during boot and runtime via MCU's GPIO-driven bit-banged serial interface. Use Value: Enables field reconfiguration without hardware change; 1.8V support allows direct integration with low-power ARM Cortex-M0+ controllers. | Use Scenario: Holding door lock actuator timing profiles, mirror position presets, and lighting dimming curves in automotive BCMs subject to temperature cycling and EMI. IC Role / Device Role / Timing Role: Dedicated configuration EEPROM interfaced to 8-bit automotive MCU over minimal three-wire bus; accessed during power-on initialization. Use Value: 100-year data retention ensures lifetime calibration persistence; AEC-Q100-compliant operation avoids derating in under-dash mounting locations. |
| Medical Infusion Pump Calibration | Smart Energy Meter Firmware Settings |
Use Scenario: Storing flow-rate calibration coefficients, motor step compensation values, and safety-critical alarm thresholds in Class II medical infusion pumps. IC Role / Device Role / Timing Role: Safety-redundant nonvolatile memory accessed exclusively during controlled startup sequences; write-protected after calibration. Use Value: 1M write endurance supports repeated recalibration during service life; 1.8V operation aligns with ultra-low-power microcontroller sleep modes. | Use Scenario: Maintaining tariff schedules, metering constants, and communication module credentials in ANSI C12.22-compliant smart electricity meters deployed outdoors. IC Role / Device Role / Timing Role: Secure configuration store updated infrequently via optical port or RF link; read during every billing interval calculation. Use Value: SOIC-8 package withstands conformal coating and thermal shock; extended temperature rating ensures accuracy across −25°C to +70°C ambient ranges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI interface, 2.5–5.5V supply, 20 MHz clock, WLCSP-8 package | Higher density, faster interface, but requires SPI controller and different command set | Select if migrating to higher-capacity storage with existing SPI infrastructure and board redesign tolerance |
| AT25128B-SSHL-T | 128 Kbit SPI EEPROM, 1.8–5.5V, SOIC-8, 20 MHz, built-in write protection | Density increased 128×, same package, but SPI protocol differs from three-wire serial | Choose when upgrading memory capacity while retaining SOIC-8 footprint and 1.8V compatibility, accepting SPI driver integration effort |
Compared with AT93C46-10SI-1.8-T, both alternatives offer greater density and SPI speed but require protocol-level firmware changes and lack native ORG-pin organization flexibility; the AT93C46-10SI-1.8-T remains optimal for legacy three-wire designs prioritizing minimal GPIO usage and deterministic low-voltage timing.
Availability
AT93C46-10SI-1.8-T is available at Aetrix Electronics and suitable for industrial PLC configuration storage, automotive body control modules, medical infusion pump calibration, smart energy meter firmware settings, and embedded system boot parameter retention requiring stable component supply across extended temperature and low-voltage operation.
Supply support for AT93C46-10SI-1.8-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with a focus on embedded control and connectivity.
The AT93C46-10SI-1.8-T belongs to Microchip's legacy serial EEPROM product line, designed specifically for cost-sensitive, space-constrained embedded systems requiring reliable nonvolatile storage with minimal interface overhead and broad voltage compatibility.
FAQ
What is the maximum clock frequency supported by the AT93C46-10SI-1.8-T at 1.8V supply?
The AT93C46-10SI-1.8-T supports a maximum SK clock frequency of 0.25 MHz when operated at 1.8V, as specified in Table 4 AC Characteristics. This reduced rate ensures reliable timing margin under low-voltage conditions while maintaining full functionality including READ, WRITE, and status polling via the DO pin.
Can the AT93C46-10SI-1.8-T be used in x16 organization mode with 1.8V supply?
No - the AT93C46-10SI-1.8-T datasheet explicitly states that the ORG-pin configurable x16 organization feature is not available on 1.8V devices. When using AT93C46-10SI-1.8-T, the ORG pin must be tied to GND to select 128 × 8 organization; leaving it unconnected may result in undefined behavior.
Does the AT93C46-10SI-1.8-T require a separate erase command before each write operation?
No. The AT93C46-10SI-1.8-T performs automatic erase during the self-timed write cycle. Unlike flash memory, no explicit ERASE instruction is needed prior to WRITE - the device internally erases the target location before programming new data, simplifying firmware implementation.
What is the function of the DC pin on the AT93C46-10SI-1.8-T?
Pin 6 on the AT93C46-10SI-1.8-T is labeled DC (Don't Connect) and is internally unused. It must remain unconnected or tied to GND in PCB layout - floating this pin is not recommended due to potential noise coupling or ESD susceptibility in high-density designs.
How does the AT93C46-10SI-1.8-T indicate readiness after a write operation?
After initiating a WRITE instruction, the AT93C46-10SI-1.8-T outputs Ready/Busy status on the DO pin when CS is brought high following the minimum tCS low time. A logic "1" on DO indicates completion; a logic "0" means programming is still in progress - this allows precise host synchronization without fixed delay loops.
AT93C46-10SI-1.8-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT93C46-10SI-1.8-T FAQ
1.How can I place an order for AT93C46-10SI-1.8-T through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C46-10SI-1.8-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C46-10SI-1.8-T reliable?
The price and inventory of AT93C46-10SI-1.8-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C46-10SI-1.8-T is usually 5 days.
3.What payment methods are accepted for AT93C46-10SI-1.8-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C46-10SI-1.8-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C46-10SI-1.8-T?
AT93C46-10SI-1.8-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C46-10SI-1.8-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C46-10SI-1.8-T?
For technical support, including AT93C46-10SI-1.8-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C46-10SI-1.8-T requirements.
6.How does Aetrix verify that AT93C46-10SI-1.8-T is sourced from the original manufacturer or authorized distributors?
All AT93C46-10SI-1.8-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C46-10SI-1.8-T meets industry standards.
7.What is the process for return or replacement of AT93C46-10SI-1.8-T?
All AT93C46-10SI-1.8-T units undergo pre-shipment inspection (PSI). If there is an issue with AT93C46-10SI-1.8-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C46-10SI-1.8-T part is unused and in its original packaging.
Return procedure for AT93C46-10SI-1.8-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C46-10SI-1.8-T Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
