Microchip Technology AT93C46C-10PI-2.7
- Part No.:
- AT93C46C-10PI-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT93C46C-10PI-2.7.pdf
- Description:
- IC EEPROM 1KBIT 3-WIRE 2MHZ 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C46C-10PI-2.7 from Atmel (now Microchip) is a 1K-bit, 64-word × 16-bit serial EEPROM with 3-wire interface, low-voltage operation (2.7V–5.5V), Schmitt-trigger inputs, and 2 MHz clock rate at 5V. It delivers high reliability with 1 million write cycles and 100-year data retention, housed in an 8-lead PDIP package for industrial temperature range (−40°C to +85°C).
For engineers reviewing the AT93C46C-10PI-2.7 datasheet, AT93C46C-10PI-2.7 pinout, AT93C46C-10PI-2.7 application, or AT93C46C-10PI-2.7 equivalent, key selection considerations include its 3-wire serial protocol compatibility, VCC=2.7V minimum supply, self-timed 10 ms write cycle, READY/BUSY status reporting via DO, and dual-package availability (PDIP/SOIC) with industrial-grade qualification.
Technical Context
The AT93C46C-10PI-2.7 implements a synchronous 3-wire serial interface (CS, SK, DI/DO) with instruction-based memory access including READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL. Its logic-level input thresholds are VIL ≤ 0.3×VCC and VIH ≥ 0.7×VCC across 2.7V–5.5V operation, and it supports status polling via DO during write/erase cycles when CS is asserted after tCS ≥ 250 ns.
It features Schmitt-triggered, noise-filtered inputs, 5 pF max input/output capacitance, and operates with standby current as low as 14 µA at 2.7V. The device enters Erase/Write Disable (EWDS) state on power-up and requires explicit EWEN before programming - ensuring data integrity without external write-protection circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (64 words × 16 bits); enables compact configuration storage without external address latching |
| Supply Voltage Range | 2.7V to 5.5V; supports direct interfacing with 3.3V and 5V microcontrollers without level-shifting |
| Interface Type | 3-wire serial (CS/SK/DI/DO); reduces PCB routing complexity vs. SPI/I²C and avoids bus arbitration overhead |
| Max Clock Frequency | 2 MHz at VCC = 5V; allows fast read/write throughput (up to 32 kbps effective data rate) |
| Write Cycle Time | 10 ms maximum; deterministic self-timed erase-and-write eliminates need for external timing control |
| Data Retention | 100 years at TA ≤ +85°C; suitable for long-lifecycle industrial and automotive applications |
| Endurance | 1 million write cycles per word; supports frequent calibration or logging updates in embedded systems |
Pinout & Package
AT93C46C-10PI-2.7 is supplied in an 8-lead PDIP (package code 8P3), 0.300" wide body, with standard through-hole mounting and JEDEC-compliant pin spacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire instruction sequence and minimum tCS (250 ns) before status polling |
| SK | Serial Clock | Synchronous edge-triggered clock; rising edge samples DI, falling edge outputs DO; max 2 MHz at 5V |
| DI | Data Input | Serial instruction/address/data input; accepts Start Bit + Op Code + Address or Data with Schmitt-trigger noise immunity |
| DO | Data Output / Status | Tri-state serial output for READ data; also reports READY ('1') or BUSY ('0') during write/erase when CS is reasserted |
| GND | Ground Reference | Signal and power return path; decoupling capacitor required within 10 mm of VCC/GND pins |
| VCC | Power Supply | Primary supply rail (2.7–5.5V); powers internal charge pump for write/erase; requires 0.1 µF ceramic bypass |
| NC | No Connect | Internally unconnected pin; must remain floating - no external tie or pull-up/down |
| DC | Don't Connect | Reserved pin; not bonded out; electrically isolated - must be left unconnected |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed write/erase | Eliminates external timing circuitry; DO pin provides real-time BUSY/READY feedback without interrupt or polling delay assumptions |
| Erase/Write Enable lock | Requires explicit EWEN instruction before programming; prevents accidental overwrites during power transients or firmware glitches |
| Schmitt-trigger inputs | Provides >0.4V hysteresis on CS/SK/DI, rejecting EMI and slow-rising signals common in noisy industrial environments |
| Multi-instruction set | Supports granular operations (per-word ERASE/WRITE) plus bulk commands (ERAL/WRAL), enabling flexible field updates and factory provisioning |
| Industrial temperature grade | Qualified from −40°C to +85°C; validated for use in motor controllers, PLC I/O modules, and HVAC sensor nodes |
Applications
| Motor Control Configuration Storage | Industrial Sensor Calibration Data |
|---|---|
Use Scenario: Storing motor phase alignment offsets, PID tuning parameters, and fault log history in brushless DC motor drives. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during boot and runtime via MCU's GPIO bit-banged 3-wire interface. Use Value: Enables field-upgradable tuning without reprogramming MCU flash; retains settings across 10+ years of operation and 1M+ power cycles. | Use Scenario: Holding factory-calibrated gain/offset coefficients and temperature compensation tables for analog sensor front-ends. IC Role / Device Role / Timing Role: Dedicated calibration memory mapped into system boot sequence; read once at startup and cached in RAM. Use Value: Eliminates need for precision external DACs or laser-trimmed resistors; achieves ±0.1% measurement accuracy over full industrial temperature range. |
| Smart Energy Meter Firmware Patch Storage | Automotive Body Control Module Settings |
Use Scenario: Securely storing signed firmware patch metadata and rollback counters in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration vault accessed only during authenticated OTA update sequences. Use Value: Provides immutable version tracking and anti-rollback enforcement using hardware-enforced write-disable (EWDS) between updates. | Use Scenario: Persisting user-configurable lighting profiles, window auto-up/down thresholds, and seat position memories in BCMs. IC Role / Device Role / Timing Role: Low-power EEPROM accessed intermittently by 8-bit MCU during ignition-off wake events. Use Value: Achieves <20 µA standby current at 2.7V, extending battery life beyond ISO 8820-3 requirements for 10-year vehicle service life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 4-wire SPI interface, 128 Kbit capacity, 5V-only operation (4.5–5.5V), no READY/BUSY pin | Requires SPI peripheral and separate status polling or timeout handling; higher density but less flexible voltage range | Select when migrating to SPI-based platforms and needing larger storage; verify MCU SPI driver compatibility and timing margins |
| 25AA010A-I/P | 3-wire interface compatible, 1 Kbit (128 × 8), 1.8–5.5V supply, 10 MHz max clock, no ERAL/WRAL instructions | Limited to byte-wide organization; lacks bulk erase/write; better for simple parameter storage where word-level granularity isn't needed | Prefer for ultra-low-voltage (1.8V) designs or cost-sensitive consumer applications where 8-bit addressing suffices |
Compared with M95128-WMN6TP and 25AA010A-I/P, the AT93C46C-10PI-2.7 uniquely balances 16-bit word organization, true 2.7V operation, hardware READY/BUSY signaling, and industrial temperature rating - making it optimal for resource-constrained, safety-critical embedded systems requiring deterministic write timing and long-term data integrity.
Availability
AT93C46C-10PI-2.7 is available at Aetrix Electronics and suitable for industrial motor control, sensor calibration, smart metering, and automotive body electronics requiring stable component supply across extended temperature and long product lifecycles.
Supply support for AT93C46C-10PI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, is a semiconductor company specializing in microcontrollers, nonvolatile memory, and secure authentication ICs for industrial, automotive, and IoT applications.
The AT93Cxx series was designed specifically for space-constrained, low-power embedded systems requiring robust serial EEPROM with deterministic timing, hardware write protection, and extended temperature operation - targeting programmable logic controllers, instrumentation, and automotive subsystems.
FAQ
What is the minimum supply voltage required for reliable operation of the AT93C46C-10PI-2.7?
The AT93C46C-10PI-2.7 is rated for guaranteed operation down to 2.7V across its full industrial temperature range (−40°C to +85°C). Below 2.7V, read functionality may degrade and write cycles are not characterized. This 2.7V minimum enables direct integration with 3.3V systems and brown-out tolerant designs without external regulators. Always maintain VCC ≥ 2.7V during active communication or write sequences to ensure AT93C46C-10PI-2.7 compliance with AC/DC specifications.
Does the AT93C46C-10PI-2.7 support hardware write protection independent of software commands?
No, the AT93C46C-10PI-2.7 does not include dedicated hardware write-protect pins (e.g., WP or ORG). Write protection is implemented exclusively through the Erase/Write Disable (EWDS) instruction, which must be issued after programming to lock the memory array. The device powers up in EWDS state, so AT93C46C-10PI-2.7 remains write-protected until explicitly enabled via EWEN - providing software-controlled, instruction-level security without external components.
Can the AT93C46C-10PI-2.7 be used with a 3.3V microcontroller without level shifters?
Yes, the AT93C46C-10PI-2.7 supports 3.3V operation with VCC = 3.3V, and its input thresholds (VIL ≤ 0.3×VCC ≈ 0.99V, VIH ≥ 0.7×VCC ≈ 2.31V) are fully compatible with standard 3.3V CMOS logic levels. Its 5 pF input capacitance and Schmitt-trigger inputs further ensure noise-immune interfacing. As long as the host MCU drives CS, SK, and DI within these voltage ranges, AT93C46C-10PI-2.7 operates reliably without level-shifting circuitry.
What is the purpose of the NC and DC pins on the AT93C46C-10PI-2.7 PDIP package?
The NC (No Connect) and DC (Don't Connect) pins on the AT93C46C-10PI-2.7 are internally unconnected and must remain floating - neither tied to VCC, GND, nor pulled. NC is a standard designation for unused bond pads; DC indicates a reserved pin with no internal connection. Leaving them unconnected ensures correct electrical behavior and avoids unintended leakage paths. This requirement applies strictly to AT93C46C-10PI-2.7 and is documented in the official Atmel datasheet Rev. 1122D.
How does the AT93C46C-10PI-2.7 indicate completion of a write cycle?
The AT93C46C-10PI-2.7 uses its DO pin to report READY/BUSY status: after initiating a WRITE or ERASE command, if CS is brought low again for ≥250 ns (tCS) and then raised while SK remains idle, DO outputs '0' (BUSY) during programming or '1' (READY) upon completion. This hardware status signal eliminates fixed timeouts and enables precise synchronization - a core feature distinguishing AT93C46C-10PI-2.7 from simpler EEPROMs lacking real-time feedback.
AT93C46C-10PI-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT93C46C-10PI-2.7 FAQ
1.How can I place an order for AT93C46C-10PI-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C46C-10PI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C46C-10PI-2.7 reliable?
The price and inventory of AT93C46C-10PI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C46C-10PI-2.7 is usually 5 days.
3.What payment methods are accepted for AT93C46C-10PI-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C46C-10PI-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C46C-10PI-2.7?
AT93C46C-10PI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C46C-10PI-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C46C-10PI-2.7?
For technical support, including AT93C46C-10PI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C46C-10PI-2.7 requirements.
6.How does Aetrix verify that AT93C46C-10PI-2.7 is sourced from the original manufacturer or authorized distributors?
All AT93C46C-10PI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C46C-10PI-2.7 meets industry standards.
7.What is the process for return or replacement of AT93C46C-10PI-2.7?
All AT93C46C-10PI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT93C46C-10PI-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C46C-10PI-2.7 part is unused and in its original packaging.
Return procedure for AT93C46C-10PI-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C46C-10PI-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

