My Inquiry
My Account
Microchip Technology AT93C46DN-SH-B
- Part No.:
- AT93C46DN-SH-B
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT93C46DN-SH-B.pdf
- Description:
- IC EEPROM 1KBIT 3-WIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,814
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C46DN-SH-B from Microchip Technology is a 1-Kbit three-wire serial EEPROM with user-selectable 128 × 8 or 64 × 16 organization, operating from 1.8V to 5.5V, featuring 2 MHz clock rate at 5V, 5 ms max self-timed write cycle, and industrial temperature range (−40°C to +85°C). It serves as nonvolatile configuration storage in embedded controllers, power management ICs, and sensor calibration modules.
For engineers reviewing the AT93C46DN-SH-B datasheet, AT93C46DN-SH-B pinout, AT93C46DN-SH-B application, or AT93C46DN-SH-B equivalent, key selection considerations include voltage compatibility (1.8–5.5V), ORG-pin-dependent memory mapping, three-wire interface timing constraints, and industrial-grade reliability requirements for long-term data retention and endurance-critical firmware parameter storage.
Technical Context
The AT93C46DN-SH-B implements a synchronous three-wire serial interface with Chip Select (CS), Serial Clock (SK), and bidirectional Data I/O (DI/DO) pins, requiring external host control for instruction sequencing. Its internal organization is determined by the ORG pin state-tied to VCC for 64 × 16 mode or GND for 128 × 8 mode-and supports seven command types including READ, WRITE, ERASE, EWEN/EWDS, WRAL, and ERAL.
Write operations are self-timed with maximum 5 ms duration and require explicit Erase/Write Enable (EWEN) before programming; Ready/Busy status is reported via DO pin when CS is reasserted post-command initiation. The device includes on-chip power-on reset (POR), 1 MΩ internal ORG pull-up, and supports 1.8V low-voltage operation with sub-1 μA standby current at 1.8V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1,024 bits (128 × 8 or 64 × 16 configurable) |
| Supply voltage | 1.8V to 5.5V - enables direct interfacing with 1.8V, 3.3V, and 5V logic domains without level shifters |
| Max clock frequency | 2 MHz at 5V - defines maximum serial throughput of ~200 kbit/s for 8-bit reads |
| Write cycle time | ≤5 ms - determines minimum interval between successive write commands and impacts firmware update latency |
| Endurance | 1,000,000 write cycles - supports frequent recalibration or logging in industrial monitoring systems |
| Data retention | 100 years at 55°C - ensures long-term validity of stored calibration coefficients or security keys |
| Operating temperature | −40°C to +85°C - qualified for use in automotive body control modules and industrial PLC I/O cards |
Pinout & Package
AT93C46DN-SH-B is supplied in an 8-lead SOIC package (3.9 mm × 4.9 mm body, 1.27 mm pitch) with gull-wing leads and RoHS-compliant matte tin plating. Pin 1 is marked by a beveled corner or laser dot per Microchip Drawing C04-057-SN Rev F.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable signal; device ignores DI and tri-states DO when CS is low |
| SK | Serial Data Clock | Rising-edge synchronized interface clock; latches DI and clocks DO data |
| DI | Serial Data Input | Receives instruction opcodes, addresses, and write data; sampled on SK rising edge |
| DO | Serial Data Output | Outputs read data or Ready/Busy status; high-impedance when CS is low |
| GND | Ground reference | System return path for VCC and all I/O signals; must be low-inductance connection |
| ORG | Organization select | Configures memory map: tied to VCC → 64×16, tied to GND → 128×8; internal 1 MΩ pull-up defaults to x16 |
| NC | No Connect | Pin 7 is unconnected internally; must be left floating or tied to GND per layout best practice |
| VCC | Power supply | 1.8–5.5V input; requires local 0.1 μF ceramic decoupling capacitor placed ≤2 mm from pin |
Key Features
| Feature | Design Value |
|---|---|
| User-selectable memory organization | Hardware-configurable 128×8 or 64×16 layout via ORG pin, enabling flexible byte- or word-oriented firmware storage |
| Low-voltage operation | Full functionality down to 1.8V allows direct integration with battery-backed or energy-harvesting subsystems |
| Self-timed write cycle | No external timing control needed; internal circuitry manages erase-and-program sequence within guaranteed 5 ms window |
| Industrial temperature rating | Validated operation across −40°C to +85°C supports deployment in engine control units and outdoor IoT gateways |
| Green packaging | Lead-free, halide-free, RoHS-compliant SOIC construction meets global environmental compliance requirements |
Applications
| Motor Control Calibration Storage | Smart Meter Configuration Memory |
|---|---|
Use Scenario: Storing motor winding resistance compensation values and PID tuning parameters that persist across power cycles in BLDC driver modules. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding factory-trimmed analog calibration constants accessed during boot initialization. Use Value: Eliminates need for external trimming potentiometers or MCU flash wear management; 1M-cycle endurance supports field recalibration during maintenance. | Use Scenario: Retaining tariff schedules, meter ID, and communication protocol settings in utility-grade electricity meters operating for >10 years. IC Role / Device Role / Timing Role: Dedicated parameter store isolated from main MCU flash, enabling secure, tamper-resistant configuration updates over HAN or PLC interfaces. Use Value: 100-year data retention at 55°C ensures accuracy of billing parameters throughout product lifetime without battery backup. |
| Industrial Sensor Linearization Table | Embedded System Bootloader Key Storage |
Use Scenario: Hosting 128-point lookup tables for thermocouple cold-junction compensation or pressure transducer nonlinearity correction in process automation sensors. IC Role / Device Role / Timing Role: Read-only memory mapped via SPI-like three-wire interface during sensor ADC post-processing pipeline. Use Value: Configurable 128×8 organization matches typical LUT depth; 2 MHz clock enables <100 μs table access time at 5V. | Use Scenario: Securing cryptographic keys and bootloader version hashes in medical diagnostic equipment requiring FDA-regulated firmware integrity verification. IC Role / Device Role / Timing Role: Tamper-evident storage for immutable root-of-trust elements accessed only during secure boot sequence. Use Value: Hardware-level write protection via EWDS command prevents runtime key corruption; 1.8V operation enables integration with ultra-low-power secure elements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 4-wire SPI interface, 128 Kbit capacity, fixed 128×1024 organization, no ORG pin | Requires SPI master support; larger memory suits complex parameter sets but lacks hardware-configurable word width | Select when migrating to SPI-standard interface or requiring >1 Kbit storage without rearchitecting address mapping logic |
| CAT93C46VI-GT3 | Pin-compatible SOIC-8 footprint, same 1-Kbit size and 1.8–5.5V range, but ORG pin is NC (x16-only fixed organization) | Eliminates ORG pin routing complexity; suitable where 64×16 mapping suffices and board space is constrained | Choose for drop-in replacement where existing design uses x16 mode exclusively and avoids ORG pin handling overhead |
Compared with M95128-WMN6TP and CAT93C46VI-GT3, the AT93C46DN-SH-B uniquely provides hardware-selectable memory organization via the ORG pin-enabling either byte- or word-oriented access without software remapping-while maintaining full 1.8V compatibility and industrial temperature qualification in the same SOIC-8 package.
Availability
AT93C46DN-SH-B is available at Aetrix Electronics and suitable for industrial sensor calibration, motor control parameter storage, smart meter configuration, and embedded bootloader key retention requiring stable component supply and long-term lifecycle assurance.
Supply support for AT93C46DN-SH-B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory solutions, with ISO 9001-certified manufacturing and global distribution.
The AT93C46DN-SH-B belongs to Microchip's legacy AT93Cxx serial EEPROM product line, designed specifically for cost-sensitive, low-power embedded systems needing reliable nonvolatile storage with minimal pin count and board area.
FAQ
What is the function of the ORG pin on the AT93C46DN-SH-B?
The ORG pin on the AT93C46DN-SH-B selects internal memory organization: tied to VCC for 64 × 16 mode, tied to GND for 128 × 8 mode. An internal 1 MΩ pull-up defaults to x16 if left unconnected. This hardware-selectable mapping eliminates software-based bit manipulation for different data widths and is a defining feature distinguishing AT93C46DN-SH-B from fixed-organization variants like AT93C46E. The AT93C46DN-SH-B datasheet specifies this behavior in Section 2.6 and Figure 3-1.
Does the AT93C46DN-SH-B support 1.8V operation with full timing compliance?
Yes, the AT93C46DN-SH-B fully supports 1.8V operation across its specified industrial temperature range (−40°C to +85°C), with AC characteristics validated down to 250 kHz clock frequency and 1000 ns timing margins (tSKH, tSKL, tCS). DC parameters including standby current (0.4 μA typical) and VIH/VIL thresholds are characterized at 1.8V per Table 4-2 and Table 4-3 in the official DS20006224B datasheet. The AT93C46DN-SH-B maintains functional integrity without derating at minimum supply.
How does the AT93C46DN-SH-B indicate write completion status?
The AT93C46DN-SH-B reports Ready/Busy status on the DO pin: after initiating a WRITE or ERASE command, if CS is brought high again after ≥tCS (1000 ns at 1.8V), DO outputs logic '0' during busy and transitions to logic '1' when complete. This status is valid only if CS is reasserted before the self-timed tWP cycle (≤5 ms) ends. The AT93C46DN-SH-B does not support polling via dedicated status registers-status is strictly pin-driven and asynchronous to SK.
Is the AT93C46DN-SH-B pin-compatible with other AT93C46 variants in SOIC-8 packages?
Yes, the AT93C46DN-SH-B shares identical 8-lead SOIC mechanical dimensions and pinout with AT93C46D variants (e.g., AT93C46D-SSHM-T), including CS, SK, DI, DO, GND, ORG, NC, and VCC assignments per Table 2-1 of DS20006224B. However, it is not pin-compatible with AT93C46E due to ORG pin functionality-AT93C46E ties pin 6 to NC, whereas AT93C46DN-SH-B implements active ORG control. Board designs using AT93C46DN-SH-B cannot substitute AT93C46E without modifying ORG routing.
What is the maximum clock frequency supported by the AT93C46DN-SH-B at 3.3V supply?
At 3.3V supply, the AT93C46DN-SH-B supports a maximum clock frequency of 1 MHz, as specified in Table 4-3 (AC Characteristics) of DS20006224B for the 2.7V ≤ VCC ≤ 5.5V range. This limit arises from internal timing constraints of the charge-pump and sense-amplifier circuits. Attempting 2 MHz operation at 3.3V may result in read errors or failed writes. For 2 MHz operation, VCC must be ≥4.5V per the "4.5V ≤ VCC ≤ 5.5V" row in the same table. The AT93C46DN-SH-B datasheet explicitly defines these voltage-dependent timing boundaries.
AT93C46DN-SH-B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT93C46DN-SH-B FAQ
1.How can I place an order for AT93C46DN-SH-B through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C46DN-SH-B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C46DN-SH-B reliable?
The price and inventory of AT93C46DN-SH-B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C46DN-SH-B is usually 5 days.
3.What payment methods are accepted for AT93C46DN-SH-B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C46DN-SH-B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C46DN-SH-B?
AT93C46DN-SH-B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C46DN-SH-B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C46DN-SH-B?
For technical support, including AT93C46DN-SH-B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C46DN-SH-B requirements.
6.How does Aetrix verify that AT93C46DN-SH-B is sourced from the original manufacturer or authorized distributors?
All AT93C46DN-SH-B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C46DN-SH-B meets industry standards.
7.What is the process for return or replacement of AT93C46DN-SH-B?
All AT93C46DN-SH-B units undergo pre-shipment inspection (PSI). If there is an issue with AT93C46DN-SH-B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C46DN-SH-B part is unused and in its original packaging.
Return procedure for AT93C46DN-SH-B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C46DN-SH-B Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
