My Inquiry
My Account
Microchip Technology AT93C46D-PU
- Part No.:
- AT93C46D-PU
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
AT93C46D-PU.pdf
- Description:
- IC EEPROM 1KBIT 3-WIRE 2MHZ 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,590
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C46D-PU from Microchip Technology is a 1-Kbit three-wire serial EEPROM with user-selectable memory organization (128 × 8 or 64 × 16), operating from 1.8V to 5.5V, rated for -40°C to +85°C, and featuring 1,000,000 write cycles and 100-year data retention. It serves as nonvolatile configuration storage in industrial control modules, sensor calibration systems, and embedded power management units.
For engineers reviewing the AT93C46D-PU datasheet, AT93C46D-PU pinout, AT93C46D-PU application, or AT93C46D-PU equivalent, this page delivers verified electrical specs, PDIP-8 package mapping, functional pin roles, real-world use scenarios, and two validated alternative parts - all grounded in Microchip's DS20006224B documentation.
Technical Context
The AT93C46D-PU implements a synchronous three-wire serial interface (CS/SK/DI/DO) with rising-edge clocking on SK and supports dual memory configurations via the ORG pin: tied to VCC for 64 × 16 mode, or GND for 128 × 8 mode. Its internal architecture includes a high-voltage generation circuit, address register, and output buffer enabling self-timed writes without external erase cycles.
It features Power-on Reset (POR) with 100 µs tPUP delay after stable VCC ≥ 1.8V, and Ready/Busy status reporting via DO during write/erase operations when CS is reasserted after tCS. The device uses no internal pull-ups on DI/SK/CS but includes a 1 MΩ internal pull-up on ORG for default x16 selection if left floating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1,024 bits (128 × 8 or 64 × 16), selectable per ORG pin state - enables flexible byte- or word-oriented firmware storage. |
| Supply Voltage Range | 1.8V to 5.5V - supports direct interfacing with 1.8V logic, 3.3V microcontrollers, and 5V legacy systems without level shifters. |
| Max Clock Frequency | 2 MHz at 4.5–5.5V, 1 MHz at 2.7–5.5V, 250 kHz at 1.8–5.5V - ensures timing compliance across voltage grades and system clock domains. |
| Write Cycle Time | 3 ms typical, ≤5 ms maximum - defines minimum time before next command; enables deterministic firmware update sequencing. |
| Endurance & Retention | 1,000,000 write cycles / 100 years data retention at 55°C - guarantees long-term reliability in field-deployed industrial nodes. |
| Operating Temperature | -40°C to +85°C - qualified for use in automotive under-hood sensors, factory automation PLCs, and outdoor metering hardware. |
| Package Type | 8-Lead PDIP (PU suffix) - through-hole mounting compatible with manual prototyping, wave soldering, and legacy PCB assembly. |
Pinout & Package
AT93C46D-PU is supplied in an 8-lead plastic dual in-line package (PDIP) with 300-mil body width, 0.100" pitch, and standard DIP footprint. Pin 1 is marked by a notch or dot; leads are tin-lead or lead-free per RoHS compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: CS | Chip Select | Active-high enable: device responds only when CS = HIGH; DO enters high-Z when CS = LOW - prevents bus contention in multi-device systems. |
| 2: SK | Serial Data Clock | Rising-edge synchronized I/O: latches DI on rising SK edge and outputs DO on same edge - eliminates setup/hold ambiguity in master timing. |
| 3: DI | Serial Data Input | Accepts instruction opcodes (READ/EWEN/WRITE), addresses, and data - requires valid VIH/VIL thresholds per VCC grade (e.g., VIH2 = VCC × 0.7 at 1.8V). |
| 4: DO | Serial Data Output | Outputs read data or Ready/Busy status (logic '1' = ready, '0' = busy) - high-impedance when CS = LOW or during write cycle unless queried post-tCS. |
| 5: GND | Ground Reference | System ground return path for VCC and signal currents - must be low-impedance connection to avoid noise-induced read errors. |
| 6: ORG | Internal Organization Select | Configures memory map: VCC → 64×16, GND → 128×8, floating → 64×16 (1 MΩ pull-up) - enables single BOM for dual-format firmware storage. |
| 7: NC | No Connect | Unbonded pin - must remain unconnected; no routing or termination required - avoids unintended coupling or ESD paths. |
| 8: VCC | Power Supply | 1.8–5.5V supply input - requires local 0.1 µF ceramic decoupling within 10 mm of pin to suppress SK switching noise and ensure POR stability. |
Key Features
| Feature | Design Value |
|---|---|
| User-selectable x8/x16 organization | Single hardware pin (ORG) configures memory addressing depth - eliminates need for separate part numbers or firmware variants. |
| Self-timed write cycle | No external timing control needed; tWP ≤ 5 ms guarantees completion - simplifies host software by removing polling loops or fixed delays. |
| Three-wire serial interface | CS/SK/DI/DO uses only four pins - reduces MCU GPIO count and PCB routing complexity versus SPI or I²C EEPROMs. |
| Industrial temperature range | -40°C to +85°C operation with full spec compliance - enables deployment in uncontrolled environments like HVAC controllers or motor drives. |
| Green packaging | Lead-free, halide-free, RoHS-compliant PDIP - meets global environmental regulations without derating or thermal compromise. |
Applications
| Industrial Sensor Calibration | Embedded Power Sequencing |
|---|---|
|
Use Scenario: Storing factory-trimmed offset/gain coefficients for analog front-end circuits in pressure or temperature transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding calibration constants accessed at power-up before ADC initialization. Use Value: Enables one-time calibration during manufacturing and eliminates recalibration drift over 100-year retention period. |
Use Scenario: Holding boot-order parameters and voltage-ramp timing delays for multi-rail DC-DC converters in telecom base stations. IC Role / Device Role / Timing Role: Configuration store read during FPGA or PMIC startup sequence to define rail enable sequence and delay values. Use Value: Ensures deterministic power-up behavior across 1M+ cycles without requiring external microcontroller intervention. |
| Legacy Industrial HMI Panels | Medical Device Parameter Storage |
|
Use Scenario: Saving user-adjusted display brightness, language, and alarm thresholds in DIN-rail mounted operator interfaces. IC Role / Device Role / Timing Role: Persistent settings repository updated only on menu save action; read at GUI initialization. Use Value: Maintains user preferences across 10,000+ power cycles with no battery backup or capacitor hold-up required. |
Use Scenario: Recording device-specific safety limits, usage counters, and firmware version history in portable diagnostic tools. IC Role / Device Role / Timing Role: Secure audit log and configuration vault accessed exclusively by certified bootloader during safe-mode entry. Use Value: Supports regulatory traceability requirements with guaranteed 100-year data integrity under medical-grade thermal stress profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT93C46DN-SH-T | Same die, 8-lead SOIC package (surface-mount), identical electrical specs and ORG functionality. | Requires rework of PCB layout for SMT assembly; no change to firmware or timing design. | Select when automated pick-and-place manufacturing is required and board space is constrained. |
| M95128-WMN6TP | 128-Kbit SPI EEPROM (16K × 8), 2.5–5.5V, 20 MHz SPI interface, no ORG pin, different command set. | Higher density and faster interface, but incompatible protocol and no x16 mode - requires firmware rewrite and new driver stack. | Select only when migrating to higher capacity and SPI infrastructure is already present; not a drop-in replacement. |
Compared with AT93C46DN-SH-T, the AT93C46D-PU offers identical functionality in through-hole form for prototyping and repair; compared with M95128-WMN6TP, it trades density and speed for pin compatibility, simpler timing, and dual-organization flexibility - making AT93C46D-PU optimal for cost-sensitive, space-tolerant, or legacy-compatible designs.
Availability
AT93C46D-PU is available at Aetrix Electronics and suitable for industrial control panels, sensor calibration systems, and embedded power management units requiring stable component supply across extended product lifecycles.
Supply support for AT93C46D-PU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions, with ISO 9001-certified manufacturing and global distribution.
The AT93C46D-PU belongs to Microchip's legacy AT93Cxx serial EEPROM product line, designed specifically for low-pin-count, low-power, and industrial-grade configuration storage where simplicity, reliability, and voltage flexibility are critical.
FAQ
What is the function of the ORG pin on the AT93C46D-PU?
The ORG pin on the AT93C46D-PU selects internal memory organization: tied to VCC for 64 × 16 mode, tied to GND for 128 × 8 mode, or left floating (with internal 1 MΩ pull-up) for default 64 × 16 operation. This pin is absent on the AT93C46E variant. The AT93C46D-PU's ORG pin enables hardware-configurable firmware storage formats without changing code or part numbers.
Does the AT93C46D-PU require an external pull-up resistor on the ORG pin?
No, the AT93C46D-PU includes an internal 1 MΩ pull-up on the ORG pin, so it defaults to 64 × 16 organization when left unconnected. External resistors are only needed if precise voltage threshold control is required - for example, to ensure reliable x8 mode at marginal VCC levels. The AT93C46D-PU datasheet confirms this internal pull-up in Section 2.6.
How does the AT93C46D-PU indicate write completion during a WRITE command?
The AT93C46D-PU outputs Ready/Busy status on the DO pin: logic '1' means ready, logic '0' means busy. To read this, the host must hold CS low for ≥tCS (1000 ns at 1.8V), then bring CS high - DO will reflect status within tSV (≤1000 ns). This mechanism is documented in Figure 5-5 and Section 5.5 of the AT93C46D-PU datasheet.
Can the AT93C46D-PU operate reliably at 1.8V with a 2 MHz clock?
No - at 1.8V, the AT93C46D-PU's maximum clock frequency is 250 kHz (Table 4-3). A 2 MHz clock is only supported at VCC ≥ 4.5V. Attempting 2 MHz at 1.8V violates AC specifications and may cause read corruption or failed writes. The AT93C46D-PU's voltage-dependent timing is explicitly defined in its Electrical Characteristics table.
Is the AT93C46D-PU pin-compatible with the AT93C46E-PU?
No - while both share the same 8-pin PDIP footprint, the AT93C46E-PU has NC (no connect) on pin 6 (ORG), whereas the AT93C46D-PU uses pin 6 as a functional ORG input. Interchanging them without modifying the ORG net will result in undefined memory organization behavior. The AT93C46D-PU and AT93C46E-PU are not pin-compatible per Microchip's Package Types diagram (DS20006224B, page 4).
AT93C46D-PU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
AT93C46D-PU FAQ
1.How can I place an order for AT93C46D-PU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C46D-PU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C46D-PU reliable?
The price and inventory of AT93C46D-PU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C46D-PU is usually 5 days.
3.What payment methods are accepted for AT93C46D-PU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C46D-PU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C46D-PU?
AT93C46D-PU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C46D-PU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C46D-PU?
For technical support, including AT93C46D-PU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C46D-PU requirements.
6.How does Aetrix verify that AT93C46D-PU is sourced from the original manufacturer or authorized distributors?
All AT93C46D-PU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C46D-PU meets industry standards.
7.What is the process for return or replacement of AT93C46D-PU?
All AT93C46D-PU units undergo pre-shipment inspection (PSI). If there is an issue with AT93C46D-PU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C46D-PU part is unused and in its original packaging.
Return procedure for AT93C46D-PU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C46D-PU Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
