Microchip Technology AT93C46R-10SC
- Part No.:
- AT93C46R-10SC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT93C46R-10SC.pdf
- Description:
- IC EEPROM 1KBIT 3-WIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,867
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C46R-10SC from Microchip Technology (formerly Atmel) is a 1K-bit 3-wire serial EEPROM with user-selectable 128 × 8 or 64 × 16 organization, operating from 2.7V to 5.5V, featuring self-timed 10 ms max write cycle, 1 million write endurance, and 100-year data retention. It serves as nonvolatile configuration storage in microcontroller-based industrial control modules requiring low-voltage compatibility and space-constrained SOIC packaging.
For engineers reviewing the AT93C46R-10SC datasheet, AT93C46R-10SC pinout, AT93C46R-10SC application, or AT93C46R-10SC equivalent, key selection criteria include voltage range (2.7–5.5V), rotated SOIC pinout (8S1), 1K-bit density with x8/x16 configurability, 2 MHz clock support at 5V, and automotive-grade temperature capability up to +85°C.
Technical Context
The AT93C46R-10SC implements a synchronous 3-wire serial interface (CS/SK/DI/DO) with ORG pin-controlled memory organization (x8 or x16), enabling flexible byte- or word-oriented access. Its instruction set includes READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL - all initiated by CS high-to-low transition and validated start bit.
Write operations require explicit Erase/Write Enable (EWEN) before programming and support READY/BUSY status polling via DO during tWP (≤10 ms). The "R" suffix denotes rotated JEDEC SOIC (8S1) pinout, distinct from standard AT93C46-10SC, with pin 1 = DC, pin 2 = VCC, pin 3 = CS, pin 4 = SK, pin 5 = ORG, pin 6 = GND, pin 7 = DO, pin 8 = DI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1024 bits (128 × 8 or 64 × 16 configurable) |
| Supply Voltage Range | 2.7V to 5.5V - supports mixed-voltage system integration without level shifters |
| Max Clock Frequency | 2 MHz at VCC = 5.0V - enables fast configuration reads in real-time systems |
| Write Cycle Time | ≤10 ms - deterministic nonblocking timing for firmware update sequencing |
| Endurance | 1 million write cycles - sufficient for field calibration logging over 10+ years |
| Data Retention | 100 years at 25°C - ensures long-term parameter persistence without battery backup |
| ESD Protection | >4000V HBM - robust against handling and board-level ESD events |
Pinout & Package
AT93C46R-10SC uses an 8-lead JEDEC SOIC package (8S1) with rotated pinout - optimized for PCB layout compatibility with legacy Atmel designs requiring pin 1 as DC and pin 7 as DO. This variant differs from standard AT93C46-10SC in terminal assignment but maintains identical electrical behavior and footprint dimensions (5.0 × 4.0 × 1.5 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (DC) | Don't Connect | No internal connection - must be left floating or tied to GND/VCC per layout constraints |
| Pin 2 (VCC) | Power Supply | Primary supply input; decoupling capacitor required within 10 mm for noise immunity |
| Pin 3 (CS) | Chip Select | Active-low enable; initiates instruction decode on falling edge and controls DO tri-state |
| Pin 4 (SK) | Serial Clock | Synchronous edge-triggered interface clock; max 2 MHz at 5V, 0.25 MHz at 1.8V |
| Pin 5 (ORG) | Organization Select | High = 64 × 16 mode; low = 128 × 8 mode; unconnected defaults to x16 via internal ~1 MΩ pull-up |
| Pin 6 (GND) | Ground Reference | Analog/digital common return; requires low-impedance plane connection |
| Pin 7 (DO) | Data Output | Open-drain compatible output; provides READY/BUSY status during write cycles |
| Pin 8 (DI) | Data Input | CMOS-compatible serial command/data input; sampled on SK rising edge |
Key Features
| Feature | Design Value |
|---|---|
| User-selectable x8/x16 organization | Enables optimal byte- or word-aligned firmware storage without external logic or software remapping |
| Self-timed write cycle | Eliminates need for external timing control or busy-wait loops in host MCU firmware |
| Rotated SOIC pinout (R-suffix) | Matches legacy board layouts using Atmel's rotated JEDEC SOIC footprint, reducing redesign effort |
| 1.8V–5.5V operation | Supports direct interfacing with 1.8V, 2.5V, 2.7V, and 5V logic domains without voltage translation |
| Industrial temperature range | Rated for -40°C to +85°C operation - suitable for motor drives, PLC I/O modules, and outdoor sensors |
Applications
| Industrial Sensor Calibration Storage | Microcontroller Boot Configuration |
|---|---|
Use Scenario: Storing factory-trimmed ADC offset/gain coefficients and temperature compensation tables in smart pressure transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during power-on initialization via SPI-compatible 3-wire interface. Use Value: Enables field-replaceable sensor modules with calibrated performance without reprogramming host MCU firmware. | Use Scenario: Holding bootloader parameters, secure boot keys, and peripheral initialization flags in ARM Cortex-M4-based edge gateways. IC Role / Device Role / Timing Role: Serial configuration store read early in reset sequence to configure clock dividers, GPIO states, and security registers. Use Value: Reduces boot time dependency on flash programming; allows runtime updates of critical startup settings without MCU reflash. |
| Automotive Body Control Module (BCM) | Consumer Appliance Settings Retention |
Use Scenario: Saving user-adjusted mirror position, seat memory, and lighting presets in 12V automotive BCMs with transient-suppressed 5V rail. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced to 5V-tolerant MCU GPIOs; accessed during ignition-on sequence. Use Value: Maintains user preferences across battery disconnects; withstands load-dump transients via >4 kV HBM ESD rating. | Use Scenario: Retaining cooking program history, child lock state, and display brightness in smart ovens with 3.3V system rails. IC Role / Device Role / Timing Role: Persistent settings store accessed during GUI initialization; operates at 3.3V with <10 µA standby current. Use Value: Eliminates supercapacitor backup circuitry; extends appliance lifetime by avoiding electrolytic capacitor aging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 Kbit SPI interface, 5V-tolerant inputs, no ORG pin - fixed 128 × 1024 organization | Higher density, faster 20 MHz SPI clock, but lacks x8/x16 configurability and rotated pinout | Select when migrating to SPI-based platforms requiring >1K storage and higher throughput; requires PCB layout change. |
| AT25010B-SSHL-T | 1 Kbit SPI EEPROM, standard SOIC-8 pinout (non-rotated), 1.8–5.5V, 10 MHz max clock | Same density and voltage range, but uses standard pin 1 = CS instead of rotated layout; no ORG pin - fixed 128 × 8 only | Drop-in replacement for AT93C46-10SC (non-R), not AT93C46R-10SC; verify pin mapping before substitution. |
Compared with M95128-WMN6TP and AT25010B-SSHL-T, the AT93C46R-10SC uniquely delivers x8/x16 organization selectability and rotated SOIC pinout in a 1K-bit footprint - critical for legacy Atmel-based designs where board space and instruction-set compatibility constrain migration paths.
Availability
AT93C46R-10SC is available at Aetrix Electronics and suitable for industrial sensor calibration, microcontroller boot configuration, automotive body control modules, and consumer appliance settings retention requiring stable component supply across extended product lifecycles.
Supply support for AT93C46R-10SC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical and manufacturing continuity for the AT93Cxx family. The company specializes in microcontrollers, analog, and memory solutions for industrial, automotive, and IoT applications.
The AT93C46R-10SC belongs to Atmel's legacy 3-wire serial EEPROM product line, designed specifically for cost-sensitive, space-constrained embedded systems needing reliable nonvolatile storage with minimal pin count and flexible voltage operation.
FAQ
What does the "R" suffix in AT93C46R-10SC signify?
The "R" denotes rotated JEDEC SOIC (8S1) pinout: Pin 1 = DC, Pin 2 = VCC, Pin 3 = CS, Pin 4 = SK, Pin 5 = ORG, Pin 6 = GND, Pin 7 = DO, Pin 8 = DI. This differs from standard AT93C46-10SC (Pin 1 = CS) and ensures mechanical compatibility with legacy Atmel reference designs. The AT93C46R-10SC retains identical electrical specifications and functionality.
Can AT93C46R-10SC operate at 1.8V?
No - the AT93C46R-10SC is rated for 2.7V to 5.5V operation only. The -1.8V variants (e.g., AT93C46R-10SC-1.8) are separate orderable parts with different internal design and qualification. Using AT93C46R-10SC below 2.7V may result in unreliable read/write behavior or data corruption. Always verify VCC against the specific ordering code suffix.
How is memory organization selected on AT93C46R-10SC?
Memory organization is controlled by the ORG pin (Pin 5): connect to VCC for 64 × 16 (x16) mode, to GND for 128 × 8 (x8) mode. If left unconnected, an internal ~1 MΩ pull-up selects x16 mode. This selection determines address width (A6:A0 for x8, A5:A0 for x16) and data width (8-bit or 16-bit transfers). The AT93C46R-10SC supports both configurations without hardware changes.
Does AT93C46R-10SC require a separate erase cycle before write?
No - the AT93C46R-10SC performs automatic page erase during each WRITE instruction. Unlike parallel EEPROMs, it has no standalone ERASE command requirement; the self-timed write cycle (≤10 ms) internally handles erase-and-program. However, an EWEN (Erase/Write Enable) instruction must precede any WRITE or ERASE operation to exit the default EWDS (disable) state after power-up.
What is the maximum clock frequency supported by AT93C46R-10SC at 3.3V?
At VCC = 3.3V, the AT93C46R-10SC supports up to 1 MHz clock frequency (fSK), as specified in the AC Characteristics table for 2.7V ≤ VCC ≤ 5.5V operation. This is derived from the 2.7V row (min fSK = 1 MHz), confirmed by timing parameters tSKH/tSKL ≥ 250 ns. Exceeding this may cause setup/hold violations and read errors. The AT93C46R-10SC remains fully functional at 1 MHz across its entire 2.7–5.5V range.
AT93C46R-10SC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT93C46R-10SC FAQ
1.How can I place an order for AT93C46R-10SC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C46R-10SC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C46R-10SC reliable?
The price and inventory of AT93C46R-10SC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C46R-10SC is usually 5 days.
3.What payment methods are accepted for AT93C46R-10SC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C46R-10SC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C46R-10SC?
AT93C46R-10SC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C46R-10SC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C46R-10SC?
For technical support, including AT93C46R-10SC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C46R-10SC requirements.
6.How does Aetrix verify that AT93C46R-10SC is sourced from the original manufacturer or authorized distributors?
All AT93C46R-10SC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C46R-10SC meets industry standards.
7.What is the process for return or replacement of AT93C46R-10SC?
All AT93C46R-10SC units undergo pre-shipment inspection (PSI). If there is an issue with AT93C46R-10SC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C46R-10SC part is unused and in its original packaging.
Return procedure for AT93C46R-10SC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C46R-10SC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
