Microchip Technology AT93C86-10TI-2.7
- Part No.:
- AT93C86-10TI-2.7
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT93C86-10TI-2.7.pdf
- Description:
- IC EEPROM 16KBIT 3-WIRE 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,642
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C86-10TI-2.7 from Atmel (now Microchip) is a 16-kbit serial EEPROM with user-selectable 2048 × 8 or 1024 × 16 organization, 3-wire SPI-compatible interface, 2.7–5.5 V operation, and automotive-grade temperature range (−40°C to +85°C). It delivers 1 million write cycles, 100-year data retention, and Schmitt-triggered noise-immune inputs for reliable operation in industrial control and automotive body electronics.
For engineers reviewing the AT93C86-10TI-2.7 datasheet, AT93C86-10TI-2.7 pinout, AT93C86-10TI-2.7 application, or AT93C86-10TI-2.7 equivalent, key selection criteria include low-voltage compatibility, self-timed 10 ms write cycle, TSSOP-8 packaging, ORG-pin configurable memory width, and READY/BUSY status reporting via DO pin during programming.
Technical Context
The AT93C86-10TI-2.7 implements a synchronous 3-wire serial interface (CS/SK/DI/DO) with instruction-based command set including READ, WRITE, ERASE, EWEN, EWDS, ERAL, and WRAL. Memory organization is dynamically selected by the ORG pin: tied to VCC enables 1024 × 16 mode; grounded enables 2048 × 8 mode.
It features internal clock generation, no external erase cycle required, and status feedback via DO pin when CS is asserted high during write/erase operations. All timing parameters-including tWP (10 ms max), tSKH/tSKL (250 ns min), and tCS (250 ns min)-are specified across 2.7–5.5 V and −40°C to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 kbit (2048 × 8 or 1024 × 16), selectable via ORG pin-enables flexible byte- or word-oriented firmware storage |
| Supply Voltage | 2.7 V to 5.5 V-supports direct integration into 3.3 V and 5 V systems without level-shifting |
| Write Cycle Time | 10 ms maximum (at 4.5–5.5 V); 4 ms at 2.7–5.5 V-ensures predictable firmware update latency |
| Endurance | 1 million write/erase cycles-sufficient for frequent calibration or configuration updates over product lifetime |
| Data Retention | 100 years at 25°C-guarantees long-term storage of critical device identifiers, calibration coefficients, or security keys |
| Operating Temperature | −40°C to +85°C-qualified for industrial and automotive under-hood applications |
| Interface Speed | 2 MHz max clock rate at 5 V-enables fast read/write throughput compatible with standard microcontroller SPI peripherals |
Pinout & Package
AT93C86-10TI-2.7 is housed in an 8-lead TSSOP package (JEDEC MO-153, variation AA; body width 4.4 mm, lead pitch 0.65 mm). Pin 1 is marked by corner chamfer per JEDEC standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-low enable signal; must be held low for entire instruction sequence; controls DO output impedance and READY/BUSY status access |
| SK | Serial Clock | Input clock synchronizing all data transfers; rising edge samples DI, latches DO output; supports up to 2 MHz at 5 V |
| DI | Data Input | Serial input for instruction opcodes, addresses, and write data; includes Schmitt trigger for noise immunity on noisy PCBs |
| DO | Data Output | Open-drain serial output delivering read data or READY/BUSY status (logic '1' = ready, '0' = busy) |
| VCC | Power Supply | 2.7–5.5 V supply; powers internal logic and memory array; decoupling capacitor required near pin |
| GND | Ground | Reference for all I/O and internal circuitry; must be connected to system ground plane |
| ORG | Organization Select | Configures memory width: VCC = 1024 × 16 mode; GND = 2048 × 8 mode; unconnected defaults to x16 via internal 1 MΩ pull-up |
| DC | Don't Connect | No internal connection; must remain floating or tied to GND/VCC only if required by board layout constraints-no functional role |
Key Features
| Feature | Design Value |
|---|---|
| User-selectable memory organization | Hardware-configurable 2048 × 8 or 1024 × 16 layout eliminates need for software bit-packing or address translation |
| Self-timed write cycle | Internal timing eliminates host MCU wait-state polling or fixed delays-simplifies firmware implementation |
| Schmitt-triggered inputs | Enhanced noise margin on CS, SK, DI pins reduces susceptibility to EMI in automotive or industrial environments |
| READY/BUSY status reporting | DO pin returns real-time status during programming-enables deterministic host synchronization without timeout loops |
| Extended temperature grade | Qualified from −40°C to +85°C-meets AEC-Q100 stress test requirements for non-safety-critical automotive modules |
Applications
| Automotive Body Control Module | Industrial PLC Configuration Storage |
|---|---|
|
Use Scenario: Storing door lock settings, mirror position presets, and lighting profiles in vehicle body control units. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to 8-bit microcontroller via 3-wire serial bus. Use Value: ORG-pin flexibility allows same hardware design to support either byte-addressed parameter tables (x8) or word-aligned calibration maps (x16). |
Use Scenario: Retaining I/O mapping, PID tuning constants, and alarm thresholds across power cycles in programmable logic controllers. IC Role / Device Role / Timing Role: Serial EEPROM providing field-updatable configuration storage with guaranteed 100-year data retention. Use Value: 1 million endurance cycles support daily recalibration or firmware patching over 10+ years of continuous operation. |
| Medical Device Calibration Data | Smart Energy Meter Firmware Parameters |
|
Use Scenario: Holding factory-calibrated sensor offsets and gain coefficients in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory accessed during boot initialization. Use Value: Schmitt-triggered inputs prevent spurious writes due to ESD or conducted noise in clinical environments. |
Use Scenario: Storing tariff schedules, metering constants, and communication credentials in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Low-power serial EEPROM supporting secure firmware updates over PLC or RF links. Use Value: 2.7 V minimum operating voltage ensures reliable operation during brown-out conditions common in grid-edge deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-WMN6TP | 128 kbit capacity, SPI interface (4-wire), 1.8–5.5 V supply, 5 ms write time | Higher density and wider voltage range; lacks ORG-pin organization select and READY/BUSY status reporting | Choose for higher storage needs and broader voltage compatibility; avoid if x8/x16 hardware configurability or status feedback is required |
| STK10C47 | 16 kbit NVSRAM with battery backup, parallel interface, 4.5–5.5 V only, unlimited endurance | Parallel access, instant-write capability, and true nonvolatility without write cycle delay-but requires external battery and larger footprint | Choose for zero-latency writes and SRAM-like access; avoid if board space, cost, or low-voltage operation below 4.5 V are constraints |
Compared with M95128-WMN6TP and STK10C47, the AT93C86-10TI-2.7 uniquely balances low-voltage operation, hardware-selectable memory width, and real-time status feedback in a compact TSSOP-8 package-making it optimal for resource-constrained embedded systems requiring deterministic EEPROM behavior.
Availability
AT93C86-10TI-2.7 is available at Aetrix Electronics and suitable for automotive body electronics, industrial PLCs, medical calibration systems, and smart energy metering requiring stable component supply, extended temperature qualification, and long-term obsolescence management.
Supply support for AT93C86-10TI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation, now part of Microchip Technology, designs high-reliability microcontrollers, memory, and analog ICs for industrial, automotive, and consumer applications.
The AT93C86 series was developed as a low-power, pin-efficient serial EEPROM family targeting cost-sensitive embedded systems needing robust nonvolatile storage with minimal MCU GPIO usage.
FAQ
What is the function of the ORG pin on the AT93C86-10TI-2.7?
The ORG pin on the AT93C86-10TI-2.7 selects internal memory organization: connecting ORG to VCC configures the device as 1024 × 16 (word mode), while grounding ORG selects 2048 × 8 (byte mode). If left unconnected, the internal 1 MΩ pull-up defaults to x16 mode. This hardware-selectable feature eliminates firmware overhead for address mapping and enables one PCB design to support two memory access patterns. The AT93C86-10TI-2.7 does not require external pull-up/down resistors unless layout demands explicit biasing.
Does the AT93C86-10TI-2.7 support true SPI communication?
The AT93C86-10TI-2.7 uses a 3-wire serial interface (CS, SK, DI/DO) that is functionally compatible with SPI but not electrically identical to standard SPI modes-it lacks separate SI/SO lines and operates in half-duplex mode with shared DI/DO. It accepts standard SPI clock frequencies up to 2 MHz at 5 V and supports standard SPI master peripherals without protocol translation. The AT93C86-10TI-2.7 does not require CPOL/CPHA configuration, simplifying driver development compared to full SPI devices.
How is READY/BUSY status reported during write operations on the AT93C86-10TI-2.7?
During a write cycle, the AT93C86-10TI-2.7 outputs READY/BUSY status on the DO pin when CS is driven high after being held low for ≥250 ns (tCS). A logic '1' on DO indicates completion; a logic '0' indicates ongoing programming. This status is valid only while CS remains active during the self-timed tWP interval (max 10 ms). The AT93C86-10TI-2.7 does not support polling via dedicated status register-status is exclusively accessible through this DO pin behavior.
What is the maximum clock frequency supported by the AT93C86-10TI-2.7 at 3.3 V operation?
The AT93C86-10TI-2.7 supports a maximum SK clock frequency of 1 MHz at 2.7–5.5 V operation, as specified in the AC Characteristics table for VCC ≤ 2.7 V and 2.7 V ≤ VCC ≤ 5.5 V ranges. At 3.3 V, the device operates within the 2.7–5.5 V specification band and therefore maintains the 1 MHz limit-not the 2 MHz limit reserved for 4.5–5.5 V operation. The AT93C86-10TI-2.7's timing parameters (tSKH, tSKL, tCS) are all guaranteed at 250 ns minimum across its full voltage range, ensuring reliable timing margins at 1 MHz.
Is the AT93C86-10TI-2.7 RoHS compliant and lead-free?
Yes, the AT93C86-10TI-2.7 is lead-free and RoHS compliant. The "-TI" suffix in the ordering code denotes the 8-lead TSSOP package, and Atmel's official documentation confirms that all -TI variants shipped after 2006 meet EU RoHS Directive 2011/65/EU requirements. The device uses matte tin lead finish and contains no restricted substances above threshold limits. The AT93C86-10TI-2.7 is suitable for use in environmentally regulated markets including the European Union, China, and South Korea.
AT93C86-10TI-2.7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
AT93C86-10TI-2.7 FAQ
1.How can I place an order for AT93C86-10TI-2.7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C86-10TI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C86-10TI-2.7 reliable?
The price and inventory of AT93C86-10TI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C86-10TI-2.7 is usually 5 days.
3.What payment methods are accepted for AT93C86-10TI-2.7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C86-10TI-2.7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C86-10TI-2.7?
AT93C86-10TI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C86-10TI-2.7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C86-10TI-2.7?
For technical support, including AT93C86-10TI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C86-10TI-2.7 requirements.
6.How does Aetrix verify that AT93C86-10TI-2.7 is sourced from the original manufacturer or authorized distributors?
All AT93C86-10TI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C86-10TI-2.7 meets industry standards.
7.What is the process for return or replacement of AT93C86-10TI-2.7?
All AT93C86-10TI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT93C86-10TI-2.7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C86-10TI-2.7 part is unused and in its original packaging.
Return procedure for AT93C86-10TI-2.7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C86-10TI-2.7 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
