Microchip Technology AT93C86A-10SU-1.8
- Part No.:
- AT93C86A-10SU-1.8
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
AT93C86A-10SU-1.8.pdf
- Description:
- IC EEPROM 16KBIT 3-WIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,443
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT93C86A-10SU-1.8 from Microchip Technology is a 16-Kbit three-wire serial EEPROM with user-selectable x8/x16 organization, 1.8V to 5.5V operation, industrial temperature range (−40°C to +85°C), and self-timed write cycle ≤10 ms. It serves as nonvolatile configuration storage in embedded controllers, power management units, and sensor calibration modules.
For engineers reviewing the AT93C86A-10SU-1.8 datasheet, AT93C86A-10SU-1.8 pinout, AT93C86A-10SU-1.8 application, or AT93C86A-10SU-1.8 equivalent, key selection criteria include low-voltage compatibility (1.8V min), Schmitt-trigger noise immunity, 1 M write-cycle endurance, 100-year data retention, and SOIC-8 package footprint compatibility with legacy designs.
Technical Context
The AT93C86A-10SU-1.8 implements a synchronous three-wire interface (CS/SK/DI/DO) with ORG pin-controlled memory mapping (2,048 × 8 or 1,024 × 16), enabling flexible byte- or word-oriented access. Its internal architecture includes a high-voltage generation circuit for EEPROM programming and a power-on reset (POR) circuit ensuring command inhibition until VCC stabilizes ≥1.5 V.
Timing is fully synchronous to SK rising edges: data latched on DI and output on DO at each SK edge, with tSKH/tSKL ≥1000 ns at 1.8V and ≥250 ns at 5V. Ready/Busy status is returned via DO when CS is asserted after write/erase initiation, eliminating need for external polling delays.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2,048 × 8 or 1,024 × 16), selectable via ORG pin tie-off |
| Supply voltage | 1.8V to 5.5V - enables direct interface with 1.8V/2.5V/3.3V/5V logic without level shifters |
| Write endurance | 1,000,000 cycles - supports frequent field-updatable calibration or logging |
| Data retention | 100 years at 55°C - ensures long-term reliability in unattended industrial deployments |
| Clock frequency | 250 kHz (1.8V) to 2 MHz (5V) - balances speed and noise immunity across voltage grades |
| Operating temperature | −40°C to +85°C - qualified for industrial control, automotive body electronics, and outdoor equipment |
| Standby current | 0.4 μA at 1.8V - critical for battery-backed real-time clock or sensor node applications |
Pinout & Package
AT93C86A-10SU-1.8 is packaged in an 8-lead SOIC (Small Outline Integrated Circuit) with 150-mil body width, compatible with standard surface-mount assembly processes and IPC-7351 land patterns.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable: device ignores DI/DO when CS low; required before any instruction |
| SK | Serial Data Clock | Rising-edge synchronized I/O: all data transitions referenced to SK rising edge |
| DI | Serial Data Input | Receives instruction opcodes, addresses, and write data; latched on SK rising edge |
| DO | Serial Data Output | Outputs read data or Ready/Busy status (logic 1 = ready, 0 = busy) when CS high post-write |
| GND | Ground | Reference for VCC and all signal levels; must be low-impedance connection to system ground plane |
| ORG | Organization select | Tie to VCC for 1,024 × 16 mode; tie to GND for 2,048 × 8 mode; unconnected defaults to x16 |
| NC | No Connect | Pin 7 is internally unused; must remain floating or grounded per PCB layout best practices |
| VCC | Power supply | 1.8V–5.5V input; requires local 100 nF ceramic decoupling capacitor within 5 mm |
Key Features
| Feature | Design Value |
|---|---|
| User-selectable memory organization | Hardware-configurable x8 or x16 addressing via ORG pin - eliminates firmware rework when migrating between byte- and word-access systems |
| Schmitt-trigger, filtered inputs | Immunity to slow-rising/falling or noisy clock/data signals - reduces need for external RC filtering in electrically harsh environments |
| Self-timed write cycle | Max 10 ms duration with no external timing control - simplifies host software by removing wait-state management |
| Green packaging | RoHS-compliant, lead-free, halide-free SOIC-8 - meets global environmental compliance requirements without derating |
| Sequential read operation | Automatic address increment during continuous CS high - enables fast bulk reads (e.g., firmware header, calibration table) with minimal host overhead |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and fault log history in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding setup data that persists across power cycles and firmware updates. Use Value: 1.8V operation allows direct connection to 2.5V/3.3V PLC microcontrollers; 100-year retention ensures parameter integrity over equipment lifetime without battery backup. | Use Scenario: Saving seat position memory, mirror angle presets, and lighting profiles in automotive door modules. IC Role / Device Role / Timing Role: Parameter storage element interfacing with CAN/LIN microcontroller via three-wire bus to avoid additional SPI peripherals. Use Value: −40°C to +85°C rating guarantees reliable operation in under-hood and door cavity environments; 1 M endurance supports daily user adjustments over 10+ years. |
| Medical Sensor Calibration | Smart Energy Meter Firmware Header |
Use Scenario: Holding factory-calibrated offset/gain coefficients and temperature compensation curves for blood glucose or ECG analog front-ends. IC Role / Device Role / Timing Role: Precision reference storage with guaranteed data integrity across device lifecycle and regulatory audits. Use Value: 100-year retention and 1.8V compatibility enable use in ultra-low-power wearable sensors powered by coin cells; RoHS compliance satisfies medical device material restrictions. | Use Scenario: Storing firmware version, checksum, and secure boot keys in utility-grade electricity meters operating in outdoor enclosures. IC Role / Device Role / Timing Role: Secure boot configuration store accessed early in power-on sequence to validate firmware authenticity. Use Value: POR circuit prevents spurious writes during brown-out conditions; 250 kHz minimum clock at 1.8V ensures reliable read access even during low-voltage grid events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| M95128-DRMN6TP/K | 4-wire SPI interface (not three-wire); 128 Kbit capacity; 1.8V–5.5V; same SOIC-8 package | Requires SPI controller instead of generic GPIO bit-banging; higher density suits larger configuration sets | Select when existing design uses SPI peripherals and requires >16 Kbit storage |
| 25AA160C-I/SN | 3-wire SPI (not Microwire-compatible); 16 Kbit; 1.8V–5.5V; SOIC-8; lacks ORG pin - fixed x8 organization | No hardware organization selection; simpler interface but less flexible memory addressing | Select when x8-only access suffices and Microwire protocol compatibility is not required |
Compared with M95128-DRMN6TP/K and 25AA160C-I/SN, the AT93C86A-10SU-1.8 uniquely supports both x8 and x16 configurations via ORG pin, retains Microwire protocol compatibility for legacy microcontroller drivers, and offers identical 1.8V–5.5V operation and industrial temperature range in the same SOIC-8 footprint.
Availability
AT93C86A-10SU-1.8 is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical sensor calibration, smart energy meters, and IoT edge node configuration storage requiring stable component supply and long-term obsolescence support.
Supply support for AT93C86A-10SU-1.8 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and memory products, with ISO 9001-certified manufacturing and global distribution.
The AT93C86A-10SU-1.8 belongs to Microchip's legacy Atmel serial EEPROM product line, designed specifically for low-voltage, high-reliability nonvolatile storage in space-constrained industrial and automotive systems where pin count and power efficiency are critical.
FAQ
What is the function of the ORG pin on the AT93C86A-10SU-1.8?
The ORG pin on the AT93C86A-10SU-1.8 selects the internal memory organization: tied to VCC for 1,024 × 16-bit mode, tied to GND for 2,048 × 8-bit mode. If left unconnected, the internal 10 MΩ pull-up defaults to x16 mode. This hardware-selectable configuration eliminates firmware changes when adapting the AT93C86A-10SU-1.8 to different host processor data bus widths.
Does the AT93C86A-10SU-1.8 require an external write-enable command before every write operation?
Yes - the AT93C86A-10SU-1.8 requires an Erase/Write Enable (EWEN) instruction before any WRITE, ERASE, WRAL, or ERAL command. After power-up, the device defaults to Erase/Write Disable (EWDS) state for data protection. The EWEN command must be issued once per power cycle; subsequent writes remain enabled until EWDS is sent or power is cycled. This safety mechanism prevents accidental overwrites in the AT93C86A-10SU-1.8.
What is the maximum clock frequency supported by the AT93C86A-10SU-1.8 at 1.8V?
The AT93C86A-10SU-1.8 supports a maximum clock frequency of 250 kHz when operated at 1.8V, as specified in its AC characteristics table. This limit ensures reliable timing margins given slower internal propagation delays at low voltage. At 5.0V, the maximum clock rate increases to 2 MHz. All timing parameters - including tSKH, tSKL, and tCS - scale accordingly, and the AT93C86A-10SU-1.8 must be configured to match the host's clock capability at its operating VCC.
How does the AT93C86A-10SU-1.8 indicate readiness after a write operation?
The AT93C86A-10SU-1.8 outputs Ready/Busy status on the DO pin: when CS is brought high after initiating a write (or erase), DO asserts logic '0' during the self-timed write cycle (≤10 ms) and transitions to logic '1' upon completion. This status is valid only if CS remains low for ≥tCS (1000 ns at 1.8V) before going high. Host software must monitor DO rather than use fixed delays - a key timing behavior unique to the AT93C86A-10SU-1.8.
Is the AT93C86A-10SU-1.8 compatible with standard SOIC-8 footprints?
Yes - the AT93C86A-10SU-1.8 uses an industry-standard 8-lead SOIC package with 150-mil body width, 1.27 mm pitch, and 3.90 mm × 4.90 mm outline. Its land pattern matches IPC-7351 SOIC_N_8 footprint (e.g., Microchip drawing C04-057-SN). Pin 1 is marked by a notch or dot; the NC pin (pin 7) must remain unconnected. This mechanical compatibility ensures drop-in replacement in existing AT93C86A-10SU-1.8 designs.
AT93C86A-10SU-1.8 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- 3-Wire Serial
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
AT93C86A-10SU-1.8 FAQ
1.How can I place an order for AT93C86A-10SU-1.8 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT93C86A-10SU-1.8 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT93C86A-10SU-1.8 reliable?
The price and inventory of AT93C86A-10SU-1.8 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C86A-10SU-1.8 is usually 5 days.
3.What payment methods are accepted for AT93C86A-10SU-1.8?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C86A-10SU-1.8 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT93C86A-10SU-1.8?
AT93C86A-10SU-1.8 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT93C86A-10SU-1.8 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT93C86A-10SU-1.8?
For technical support, including AT93C86A-10SU-1.8 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C86A-10SU-1.8 requirements.
6.How does Aetrix verify that AT93C86A-10SU-1.8 is sourced from the original manufacturer or authorized distributors?
All AT93C86A-10SU-1.8 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C86A-10SU-1.8 meets industry standards.
7.What is the process for return or replacement of AT93C86A-10SU-1.8?
All AT93C86A-10SU-1.8 units undergo pre-shipment inspection (PSI). If there is an issue with AT93C86A-10SU-1.8, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT93C86A-10SU-1.8 part is unused and in its original packaging.
Return procedure for AT93C86A-10SU-1.8:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT93C86A-10SU-1.8 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
