Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology AT93C86A-10TI-2.7

Name: AT93C86A-10TI-2.7
Brand: Microchip Technology
SKU: AT93C86A-10TI-2.7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: AT93C86A-10TI-2.7

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: AT93C86A-10TI-2.7.pdf

Description:: IC EEPROM 16KBIT 3-WIRE 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,830

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

AT93C86A-10TI-2.7 from Microchip Technology (formerly Atmel) is a 16-kbit serial EEPROM with user-selectable 2048 × 8 or 1024 × 16 organization, 3-wire SPI-compatible interface, and 2.7V–5.5V operation. It delivers 1 million write cycles, 100-year data retention, and Schmitt-trigger inputs for noise immunity in automotive and industrial control modules.

For engineers reviewing the AT93C86A-10TI-2.7 datasheet, AT93C86A-10TI-2.7 pinout, AT93C86A-10TI-2.7 application, or AT93C86A-10TI-2.7 equivalent, key selection criteria include voltage range compatibility (2.7V–5.5V), TSSOP-8 package footprint, sequential read capability, self-timed 10 ms write cycle, and industrial temperature support (−40°C to +85°C).

Technical Context

The AT93C86A-10TI-2.7 implements a synchronous 3-wire serial interface (CS, SK, DI/DO) with instruction-based command set including READ, WRITE, ERASE, EWEN, and EWDS. Its ORG pin selects between x8 and x16 memory mapping, enabling flexible byte- or word-oriented access without external logic.

It features internal clock generation, READY/BUSY status reporting via DO during write/erase, and automatic address incrementing for sequential reads. All programming operations require explicit Erase/Write Enable (EWEN) before execution and are disabled by default at power-up for data integrity.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	16 kbit (2048 × 8 or 1024 × 16), configurable via ORG pin
Supply Voltage	2.7V to 5.5V - supports direct integration into 3.3V and 5V systems without level shifting
Interface	3-wire serial (CS/SK/DI/DO) - minimal GPIO usage, compatible with legacy microcontroller SPI peripherals in mode 0
Write Cycle Time	Max 10 ms - enables deterministic firmware timing for non-blocking status polling via DO pin
Data Retention	100 years - ensures long-term calibration storage in unpowered industrial sensors and automotive ECUs
Endurance	1 million write cycles - suitable for frequent parameter logging or configuration updates in field-deployed equipment
Operating Temp	−40°C to +85°C - qualified for industrial control panels and under-hood automotive subsystems

Pinout & Package

AT93C86A-10TI-2.7 is packaged in an 8-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm body width, JEDEC MO-153 compliant, with 0.65 mm lead pitch and exposed pad not present.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-low enable; must be held low for entire instruction sequence; initiates command decoding on rising edge
SK	Serial Clock	Synchronous input; controls timing of DI sampling and DO output; max 2 MHz at 5V
DI	Data Input	Command/address/data input; includes Schmitt trigger for robust noise rejection in electrically noisy environments
DO	Data Output	Tri-state serial output; reports READY/BUSY status when CS goes high mid-write cycle
VCC	Power Supply	2.7V–5.5V supply; powers internal logic and memory array; decoupling capacitor required near pin
GND	Ground	Reference for all I/O and internal circuitry; must be connected to system ground plane
ORG	Organization Select	Logic-high = 1024 × 16 mode; logic-low = 2048 × 8 mode; unconnected defaults to x16 (internal 1 MΩ pull-up)
DC	Don't Connect	No internal connection; must remain floating or tied to GND/VCC per layout guidelines to avoid leakage paths

Key Features

Feature	Design Value
User-selectable memory organization	Hardware-configurable x8 or x16 word width via ORG pin - eliminates need for software bit-packing or external multiplexing
Self-timed write cycle	Internal timing engine completes erase/write in ≤10 ms - removes requirement for external delay loops or timer interrupts
Schmitt-trigger, filtered inputs	Input hysteresis ≥0.5V and RC filtering suppress EMI-induced glitches - critical for CAN-bus adjacent or motor-drive PCB layouts
Sequential read operation	Auto-incrementing address pointer streams continuous data while CS remains low - reduces host CPU overhead for bulk parameter reads
Erase/Write Enable/Disable protocol	Explicit EWEN/EWDS commands prevent accidental overwrites - essential for safety-critical calibration storage in medical or automotive devices

Applications

Industrial PLC Configuration Storage	Automotive Body Control Module (BCM)
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and fault history logs in programmable logic controllers operating in factory-floor environments with wide temperature swings and electrical noise. IC Role / Device Role / Timing Role: Non-volatile configuration register holding persistent settings across power cycles; accessed during boot and runtime reconfiguration. Use Value: 100-year data retention ensures decades-long operational integrity without battery backup; 1M endurance supports daily firmware updates and diagnostics logging.	Use Scenario: Saving seat position presets, mirror angle calibrations, and lighting profiles in vehicle body control units subject to automotive qualification (AEC-Q100 not claimed, but industrial temp grade supports extended reliability). IC Role / Device Role / Timing Role: Parameter EEPROM interfacing directly with 8-bit/16-bit MCU via 3-wire bus; accessed during ignition-on initialization and user-adjustment events. Use Value: 2.7V–5.5V operation tolerates battery voltage sag during cranking; TSSOP-8 footprint minimizes PCB area in space-constrained BCM modules.
Medical Infusion Pump Calibration	Smart Energy Meter Firmware Patch Storage
Use Scenario: Holding calibrated flow-rate coefficients, sensor offset corrections, and safety-critical alarm thresholds in Class II medical devices requiring traceable, tamper-resistant parameter storage. IC Role / Device Role / Timing Role: Secure configuration vault accessed only during service mode; protected by EWEN/EWDS lockout sequence to prevent runtime corruption. Use Value: Explicit write-enable protocol prevents unintended writes during ESD events or brown-out conditions; 100-year retention meets FDA long-term device lifecycle requirements.	Use Scenario: Storing firmware patch images and cryptographic keys for secure over-the-air (OTA) updates in utility-grade electricity meters deployed in remote substations. IC Role / Device Role / Timing Role: Secondary code storage supplementing main flash; accessed by bootloader during update verification and installation phases. Use Value: Sequential read enables fast patch streaming; 2 MHz clock rate at 5V allows rapid validation of SHA-256 signatures without slowing down meter response time.

Industrial PLC Configuration Storage

Automotive Body Control Module (BCM)

Use Scenario: Storing I/O mapping tables, PID tuning parameters, and fault history logs in programmable logic controllers operating in factory-floor environments with wide temperature swings and electrical noise.

IC Role / Device Role / Timing Role: Non-volatile configuration register holding persistent settings across power cycles; accessed during boot and runtime reconfiguration.

Use Value: 100-year data retention ensures decades-long operational integrity without battery backup; 1M endurance supports daily firmware updates and diagnostics logging.

Use Scenario: Saving seat position presets, mirror angle calibrations, and lighting profiles in vehicle body control units subject to automotive qualification (AEC-Q100 not claimed, but industrial temp grade supports extended reliability).

IC Role / Device Role / Timing Role: Parameter EEPROM interfacing directly with 8-bit/16-bit MCU via 3-wire bus; accessed during ignition-on initialization and user-adjustment events.

Use Value: 2.7V–5.5V operation tolerates battery voltage sag during cranking; TSSOP-8 footprint minimizes PCB area in space-constrained BCM modules.

Medical Infusion Pump Calibration

Smart Energy Meter Firmware Patch Storage

Use Scenario: Holding calibrated flow-rate coefficients, sensor offset corrections, and safety-critical alarm thresholds in Class II medical devices requiring traceable, tamper-resistant parameter storage.

IC Role / Device Role / Timing Role: Secure configuration vault accessed only during service mode; protected by EWEN/EWDS lockout sequence to prevent runtime corruption.

Use Value: Explicit write-enable protocol prevents unintended writes during ESD events or brown-out conditions; 100-year retention meets FDA long-term device lifecycle requirements.

Use Scenario: Storing firmware patch images and cryptographic keys for secure over-the-air (OTA) updates in utility-grade electricity meters deployed in remote substations.

IC Role / Device Role / Timing Role: Secondary code storage supplementing main flash; accessed by bootloader during update verification and installation phases.

Use Value: Sequential read enables fast patch streaming; 2 MHz clock rate at 5V allows rapid validation of SHA-256 signatures without slowing down meter response time.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
M95128-DRMN6TP/K	128 kbit capacity, SPI interface (4-wire), 1.8V–5.5V, 5 ms write cycle, SO8 package	Higher density and faster write, but requires dedicated SPI CS line and lacks ORG pin flexibility	Select when >16 kbit storage is needed and host supports full SPI mode; not drop-in due to pin count and protocol differences
25AA160C-I/MS	16 kbit, SPI interface (4-wire), 1.8V–5.5V, 5 ms write, MSOP-8 package, built-in write protection bits	Same density and voltage range, but uses standard SPI instead of 3-wire; no hardware organization select	Prefer for new designs using standard SPI peripherals; requires minor firmware adaptation but offers enhanced software write protection

Compared with M95128-DRMN6TP/K and 25AA160C-I/MS, the AT93C86A-10TI-2.7 provides unique hardware-configurable memory width and true 3-wire simplicity-reducing MCU pin count and eliminating need for dedicated SPI MOSI/MISO lines-making it optimal for resource-constrained 8-pin microcontrollers and legacy designs.

Availability

AT93C86A-10TI-2.7 is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply across extended product lifecycles.

Supply support for AT93C86A-10TI-2.7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company specializing in microcontrollers, analog devices, and non-volatile memory solutions, with a focus on embedded control and connectivity.

The AT93C86A-10TI-2.7 belongs to Microchip's legacy serial EEPROM product line, designed specifically for cost-sensitive, low-pin-count applications needing reliable, low-voltage non-volatile storage in industrial and automotive environments.

FAQ

What is the maximum clock frequency supported by the AT93C86A-10TI-2.7?

The AT93C86A-10TI-2.7 supports up to 2 MHz SK clock frequency at VCC = 5.0V. At lower voltages (2.7V–5.5V), the maximum clock rate is 1 MHz, and at 1.8V–2.7V operation, it drops to 0.25 MHz. These limits are defined in the AC Characteristics table and ensure reliable setup/hold timing margins across voltage and temperature ranges. The AT93C86A-10TI-2.7 does not support overclocking beyond these specified values.

How does the ORG pin affect memory organization in the AT93C86A-10TI-2.7?

The ORG pin on the AT93C86A-10TI-2.7 determines whether the 16-kbit array is interpreted as 2048 words × 8 bits (ORG = GND) or 1024 words × 16 bits (ORG = VCC). If left unconnected, the internal 1 MΩ pull-up selects x16 mode. This hardware-selectable configuration eliminates software bit manipulation and enables direct alignment with 8-bit or 16-bit MCU data buses. The AT93C86A-10TI-2.7 does not support dynamic reconfiguration - the ORG state is sampled at power-up and fixed for the session.

Does the AT93C86A-10TI-2.7 require an external erase cycle before writing?

No, the AT93C86A-10TI-2.7 does not require a separate erase cycle before writing. Each WRITE instruction automatically erases the target location prior to programming, and the entire process is self-timed within the 10 ms maximum write cycle. However, the device must first enter the Erase/Write Enable (EWEN) state via the EWEN instruction - it defaults to Erase/Write Disable (EWDS) at power-up for data protection. The AT93C86A-10TI-2.7 integrates erase-and-write into a single atomic operation, simplifying firmware implementation.

What package type is used for the AT93C86A-10TI-2.7?

The AT93C86A-10TI-2.7 uses an 8-lead Thin Shrink Small Outline Package (TSSOP), designated as 8A2 per Microchip's ordering information. It measures 3.00 mm × 4.4 mm with 0.65 mm lead pitch, conforms to JEDEC MO-153, Variation AA, and is lead-free/halogen-free. This surface-mount package supports automated assembly and provides better thermal performance than PDIP while occupying less board area than SOIC. The AT93C86A-10TI-2.7 does not use SOIC, PDIP, or MAP variants - only TSSOP.

Can the AT93C86A-10TI-2.7 operate at 1.8V?

No, the AT93C86A-10TI-2.7 is rated for 2.7V to 5.5V operation only, as indicated by the "−2.7" suffix in its part number. Devices with "−1.8" suffix (e.g., AT93C86A-10TI-1.8) support 1.8V–5.5V, but the AT93C86A-10TI-2.7 lacks the low-voltage core design and characterization required for reliable 1.8V functionality. Attempting to operate the AT93C86A-10TI-2.7 below 2.7V may result in undefined behavior, failed writes, or data corruption.

AT93C86A-10TI-2.7 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 16Kbit

Memory Organization:: 2K x 8, 1K x 16

Memory Interface:: 3-Wire Serial

Clock Frequency:: 2 MHz

Write Cycle Time - Word, Page:: 10ms

Access Time:: -

Voltage - Supply:: 2.7V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

AT93C86A-10TI-2.7 FAQ

1.How can I place an order for AT93C86A-10TI-2.7 through Aetrix?

Please submit a Request for Quotation (RFQ) for AT93C86A-10TI-2.7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for AT93C86A-10TI-2.7 reliable?

The price and inventory of AT93C86A-10TI-2.7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT93C86A-10TI-2.7 is usually 5 days.

3.What payment methods are accepted for AT93C86A-10TI-2.7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT93C86A-10TI-2.7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for AT93C86A-10TI-2.7?

AT93C86A-10TI-2.7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your AT93C86A-10TI-2.7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for AT93C86A-10TI-2.7?

For technical support, including AT93C86A-10TI-2.7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT93C86A-10TI-2.7 requirements.

6.How does Aetrix verify that AT93C86A-10TI-2.7 is sourced from the original manufacturer or authorized distributors?

All AT93C86A-10TI-2.7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT93C86A-10TI-2.7 meets industry standards.

7.What is the process for return or replacement of AT93C86A-10TI-2.7?

All AT93C86A-10TI-2.7 units undergo pre-shipment inspection (PSI). If there is an issue with AT93C86A-10TI-2.7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The AT93C86A-10TI-2.7 part is unused and in its original packaging.

Return procedure for AT93C86A-10TI-2.7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…