My Inquiry
My Account
Microchip Technology ATAVRDRAGON
- Part No.:
- ATAVRDRAGON
- Manufacturer:
- Microchip Technology
- Category:
- Programmers, Emulators, and Debuggers
- Package:
- Datasheet:
-
ATAVRDRAGON.pdf
- Description:
- KIT DRAGON FLASH MEM AVR
- Quantity:
- Payment:
- Shipping:
Inventory:2,417
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATAVRDRAGON from Microchip Technology (formerly Atmel) is a low-cost, USB-powered in-circuit debugger and programmer for AVR microcontrollers. It supports SPI/ISP, JTAG, debugWIRE, PDI, aWire, HVSP, and parallel programming modes; delivers up to 300mA at 5V to target boards; and enables on-chip debugging for megaAVR, tinyAVR, XMEGA, and UC3 device families via Atmel Studio.
For engineers reviewing the ATAVRDRAGON datasheet, ATAVRDRAGON pinout, ATAVRDRAGON application, or ATAVRDRAGON equivalent, this tool is evaluated for embedded firmware development, production programming validation, and low-level hardware bring-up where multi-protocol support, onboard prototype area usability, and field-upgradable firmware are critical selection criteria.
Technical Context
The ATAVRDRAGON implements protocol-agnostic physical layer translation: level-shifting across 1.8–5.5V targets via VTref-sensed reference voltage on JTAG and SPI headers; open-collector nSRST for reset control; and isolated high-voltage signals on the unmounted HV_PROG header. Its firmware is field-upgradable through Atmel Studio to add new device support without hardware changes.
It operates as a bridge between host PC (USB CDC interface) and target AVR devices - handling JTAG TAP controller state management, debugWIRE single-wire timing compliance, PDI packet framing, and SPI clock frequency adaptation based on sensed target voltage. All debugging interfaces require explicit fuse configuration (e.g., DWEN, JTAGEN) on the target device prior to use.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Interface Protocol Support | SPI/ISP, JTAG, debugWIRE, PDI, aWire, HVSP, Parallel - enables full lifecycle support across legacy and modern AVR families. |
| Target Voltage Range | 1.8–5.5V with automatic level conversion - eliminates external level shifters when interfacing with mixed-voltage designs. |
| VCC Output Capability | 5.0V @ ≤300mA - powers small target boards or prototype circuits directly from USB, reducing bench setup complexity. |
| Firmware Upgradability | Host-triggered via Atmel Studio - adds new device support and protocol fixes without replacing hardware. |
| Physical Connectors | Mounted: 6-pin SPI/ISP, 10-pin JTAG, 2-pin VCC; Unmounted: HV_PROG, EXPAND, DIP sockets - provides flexibility for on-board vs. off-board use cases. |
| Debugging Modes | On-chip debugging (OCD) for megaAVR (JTAG/debugWIRE), XMEGA (JTAG/PDI), UC3 (JTAG/aWire), tinyAVR (debugWIRE) - covers all major AVR architecture generations. |
Availability
ATAVRDRAGON is available at Aetrix Electronics and suitable for embedded firmware development, production programming validation, and hardware bring-up requiring stable component supply, long-term toolchain continuity, and cross-generation AVR support.
Supply support for ATAVRDRAGON includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains legacy AVR tooling including the ATAVRDRAGON under its development tools portfolio.
The ATAVRDRAGON belongs to Atmel's legacy AVR programming and debugging tool family, designed specifically to lower the barrier to entry for AVR-based embedded development while supporting full production-grade programming and real-time debugging capabilities.
FAQ
What interfaces does the ATAVRDRAGON support for programming AVR microcontrollers?
The ATAVRDRAGON supports SPI/ISP, JTAG, debugWIRE, PDI, aWire, High Voltage Serial Programming (HVSP), and Parallel Programming. Each interface maps to specific AVR device families and fuse configurations - for example, debugWIRE requires the DWEN fuse enabled on tinyAVR/megaAVR, while PDI is used exclusively for XMEGA devices. The ATAVRDRAGON automatically adapts signal levels and timing per interface based on VTref sensing.
Does the ATAVRDRAGON provide power to the target board?
Yes, the ATAVRDRAGON supplies 5.0V at up to 300mA through its mounted VCC header, sufficient for powering small AVR-based prototypes or evaluation circuits. However, if the target board is externally powered, the VCC connection must be disconnected to prevent back-feeding; the ATAVRDRAGON will then perform level conversion only and draw no current from its USB port for target power.
How does the ATAVRDRAGON handle different target voltage levels?
The ATAVRDRAGON uses VTref sensing on both the JTAG (Pin 4) and SPI/ISP (Pin 2) headers to auto-detect target supply voltage and configure internal level shifters accordingly. This allows reliable communication with targets operating from 1.8V to 5.5V without manual jumper settings or external components - a key enabler for mixed-voltage system validation using the ATAVRDRAGON.
Is firmware update required to support newer AVR devices with the ATAVRDRAGON?
Yes, new AVR device support is added exclusively via firmware updates delivered through Atmel Studio. The ATAVRDRAGON's firmware is field-upgradable - when connected, Atmel Studio checks version compatibility and prompts for updates if newer firmware adds support for recently released devices or fixes protocol edge cases. No hardware modification is needed for such updates.
Can the ATAVRDRAGON be used with modern development environments beyond legacy Atmel Studio?
The ATAVRDRAGON is officially supported only in Atmel Studio (v4.12 SP3+) and Microchip Studio (its successor). While third-party tools may offer limited ISP functionality via avrdude, full debugging features - including JTAG state control, debugWIRE session initiation, and PDI memory inspection - require native integration with Microchip Studio's debugging engine. The ATAVRDRAGON does not expose generic CMSIS-DAP or OpenOCD-compatible interfaces.
ATAVRDRAGON Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- AVR Dragon™
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- Programmer (In-Circuit/In-System)
- For Use With/Related Products:
- AVR®
- Contents:
- Board(s)
ATAVRDRAGON FAQ
1.How can I place an order for ATAVRDRAGON through Aetrix?
Please submit a Request for Quotation (RFQ) for ATAVRDRAGON on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATAVRDRAGON reliable?
The price and inventory of ATAVRDRAGON are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATAVRDRAGON is usually 5 days.
3.What payment methods are accepted for ATAVRDRAGON?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATAVRDRAGON transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATAVRDRAGON?
ATAVRDRAGON orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATAVRDRAGON order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATAVRDRAGON?
For technical support, including ATAVRDRAGON datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATAVRDRAGON requirements.
6.How does Aetrix verify that ATAVRDRAGON is sourced from the original manufacturer or authorized distributors?
All ATAVRDRAGON products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATAVRDRAGON meets industry standards.
7.What is the process for return or replacement of ATAVRDRAGON?
All ATAVRDRAGON units undergo pre-shipment inspection (PSI). If there is an issue with ATAVRDRAGON, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATAVRDRAGON part is unused and in its original packaging.
Return procedure for ATAVRDRAGON:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATAVRDRAGON Tags
-
STLINK-V3MODS
STMicroelectronics
-
STLINK-V3MINIE
STMicroelectronics
-
ESP-PROG
Espressif Systems
-
SC0889
Raspberry Pi
-
2548
Adafruit Industries LLC
-
PG164100
Microchip Technology
-
ST-LINK/V2
STMicroelectronics
-
STLINK-V3SET
STMicroelectronics
-
NU-LINK-PRO
Nuvoton Technology Corporation
-
ARM-USB-TINY-H
Olimex LTD
-
MCU-LINK-PRO
NXP Semiconductors
-
410-308-B
Digilent, Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
