My Inquiry
My Account
Microchip Technology ATDH1160VPC
- Part No.:
- ATDH1160VPC
- Manufacturer:
- Microchip Technology
- Category:
- Programmers, Emulators, and Debuggers
- Package:
- Datasheet:
-
ATDH1160VPC.pdf
- Description:
- BOARD PROGRAM ISP 3/5V SUPPORT
- Quantity:
- Payment:
- Shipping:
Inventory:4,196
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATDH1160VPC from Atmel is a 160-pin PQFP-packaged in-system programmable (ISP) Complex Programmable Logic Device (CPLD) belonging to the ATF15xx family, featuring JTAG IEEE 1149.1a-compliant 4-pin serial interface (TCK/TMS/TDI/TDO), 10-bit JTAG instruction width, and support for boundary-scan testing. It enables post-solder reprogramming of logic functions on target PCBs in industrial control and embedded system upgrades.
For engineers reviewing the ATDH1160VPC datasheet, ATDH1160VPC pinout, ATDH1160VPC application, or ATDH1160VPC equivalent, key selection considerations include JTAG chain compatibility, JEDEC file programming flow, internal TMS/TDI pull-up enablement, and PQFP160 package integration with ISP daughter boards.
Technical Context
The ATDH1160VPC implements a JTAG Test Access Port (TAP) controller compliant with IEEE 1149.1a-1993, supporting full Boundary Scan Test (BST) operations and daisy-chain configuration with other JTAG devices. Its TAP state machine handles instruction register loading, data register shifting, and bypass mode activation for multi-device chains.
Programming requires a JEDEC fuse file generated via Atmel-Synario or Atmel-WinCUPL using ISP-specific device types (e.g., ATF1508-ISP PQFP160), with fitter-enforced JTAG interface enablement and optional internal pull-ups on TMS/TDI pins - eliminating external resistors in compliant designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| JTAG Standard | IEEE 1149.1a-1993 compliant; enables standardized BST and ISP across mixed-vendor JTAG chains. |
| JTAG Pins | TCK, TMS, TDI, TDO - dedicated 4-pin serial interface; no shared I/O function required. |
| JTAG Instruction Width | 10 bits - fixed width used by all ATF15xx ISP devices for instruction register decoding. |
| Internal Pull-ups | Configurable pull-ups on TMS and TDI - activated during fitter compilation to eliminate external biasing components. |
| Package | 160-pin Plastic Quad Flat Package (PQFP) - matches Atmel's PQFP160 mechanical footprint and thermal profile. |
| Logic Density | Equivalent to ATF1508 - 8 macrocells per logic block, scalable architecture supporting up to 500 usable gates. |
| Supply Voltage | 3.3 V or 5 V operation - selectable via design configuration; supports legacy and modern board voltage domains. |
Pinout & Package
ATDH1160VPC is housed in a 160-pin PQFP (Plastic Quad Flat Package) with 0.65 mm lead pitch, 28 × 28 mm body size, and standard JEDEC MO-137AC outline. Pin assignments follow the ATF15xx family PQFP160 mapping.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 99 | TCK | Test Clock input - synchronous edge-triggered serial data transfer timing reference for JTAG operations. |
| 22 | TMS | Test Mode Select - controls TAP controller state transitions; internal pull-up configurable to avoid external resistor. |
| 9 | TDI | Test Data Input - serial input path for JTAG instructions and fuse data; internal pull-up eliminates need for external bias. |
| 112 | TDO | Test Data Output - serial output path for IDCODE reads, verify responses, and BST scan-out data. |
Key Features
| Feature | Design Value |
|---|---|
| In-System Reprogrammability | Enables field firmware updates and logic revisions without device removal - critical for deployed industrial controllers. |
| JTAG Daisy-Chain Support | Allows parallel programming of multiple ATDH1160VPC units or mixed-vendor devices using single cable and chain file. |
| Bypass Mode Operation | Permits selective programming of one ATDH1160VPC while routing JTAG data through others in chain - no layout changes needed. |
| JEDEC File Compatibility | Accepts industry-standard JEDEC format files generated by Synario/WinCUPL - ensures interoperability with existing PLD toolchains. |
| Boundary Scan Test Integration | Supports full IEEE 1149.1 BST - enables automated PCB interconnect verification alongside logic programming. |
Applications
| Industrial PLC I/O Expansion | Legacy System Logic Emulation |
|---|---|
Use Scenario: Adding custom digital I/O conditioning logic to programmable logic controller backplanes without redesigning PCBs. IC Role / Device Role / Timing Role: Configurable glue logic CPLD implementing level translation, debounce, and signal routing between CPU bus and field sensors/actuators. Use Value: Enables rapid adaptation of ATDH1160VPC logic via JEDEC reload over JTAG - reducing time-to-field-fix for sensor interface mismatches. |
Use Scenario: Replacing obsolete TTL/PLD logic in aging medical or test equipment where original parts are unavailable. IC Role / Device Role / Timing Role: Drop-in functional replacement for 74-series or PAL-based combinatorial/sequential logic blocks using same PQFP160 footprint. Use Value: Preserves board layout while restoring functionality - ATDH1160VPC's 3.3 V/5 V dual supply supports both legacy and modern subsystem voltages. |
| Automated Test Equipment (ATE) Control | Embedded System Bootloader Interface |
Use Scenario: Integrating programmable stimulus/response logic into ATE handler interfaces for custom DUT protocols. IC Role / Device Role / Timing Role: JTAG-configurable sequencer managing timing-critical handshake signals between tester controller and device under test. Use Value: Allows ATDH1160VPC logic to be updated in situ during ATE calibration cycles - eliminating manual PROM swaps and downtime. |
Use Scenario: Implementing secure boot gatekeeping logic that validates firmware signatures before MCU execution begins. IC Role / Device Role / Timing Role: Pre-boot hardware security enforcer checking cryptographic hash integrity of bootloader image stored in external SPI flash. Use Value: Leverages ATDH1160VPC's "Secure" ISP command to lock fuse configuration - preventing tampering with boot validation logic post-deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPLD-based in-system programmable logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATF1508ASVL-15PU | Same ATF15xx family, 160-pin PQFP, but rated for -40°C to +85°C industrial temp range and 15 ns propagation delay. | Designed for extended temperature environments; ATDH1160VPC lacks explicit temp grade documentation in available sources. | Select ATF1508ASVL-15PU when operating above 70°C or requiring guaranteed 15 ns timing performance. |
| XCR3256XL-10TQ144I | Xilinx CoolRunner-II CPLD, 144-pin TQFP, 256 macrocells, 3.3 V only, different JTAG instruction set and JEDEC format. | Higher density and lower power, but requires Xilinx toolchain and non-interchangeable programming infrastructure. | Choose XCR3256XL-10TQ144I only if migrating to Xilinx ecosystem and accepting toolchain and pinout redesign effort. |
Compared with ATF1508ASVL-15PU, ATDH1160VPC offers identical pinout and JEDEC compatibility but lacks documented industrial temperature rating; compared with XCR3256XL-10TQ144I, ATDH1160VPC maintains Atmel toolchain continuity and 5 V tolerance at lower logic density.
Availability
ATDH1160VPC is available at Aetrix Electronics and suitable for industrial control systems, legacy equipment modernization, and automated test equipment requiring stable component supply with long-term lifecycle support.
Supply support for ATDH1160VPC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) specialized in programmable logic, microcontrollers, and nonvolatile memory solutions for embedded applications.
The ATF15xx family was designed specifically for in-system programmable CPLD applications requiring JTAG-based field updates, boundary-scan testability, and seamless integration with legacy PLD design flows.
FAQ
What is the primary function of the ATDH1160VPC in a circuit?
The ATDH1160VPC serves as an in-system programmable CPLD implementing customizable digital logic functions such as glue logic, protocol translation, and I/O conditioning. Its JTAG interface allows the ATDH1160VPC to be programmed, verified, erased, and secured while soldered onto the target PCB - eliminating the need for socketed programming or board rework during development or field maintenance.
Does the ATDH1160VPC require external pull-up resistors on its JTAG pins?
No, the ATDH1160VPC includes configurable internal pull-up resistors on the TMS and TDI pins. When enabled during fitter compilation using Atmel-Synario or Atmel-WinCUPL, these internal pull-ups eliminate the need for external biasing components - simplifying schematic design and improving board-level reliability in noise-sensitive environments.
Which software tools support programming the ATDH1160VPC?
The ATDH1160VPC is supported by Atmel-Synario and Atmel-WinCUPL for design compilation and JEDEC file generation, and by the ATMISP software (or ATMISPNT for Windows NT) for JTAG-based programming, verification, and security operations. Third-party tools like ByteBlasterMV cables and SVF2JAM translators can also interface with the ATDH1160VPC when configured for Atmel ISP mode.
Can multiple ATDH1160VPC devices be programmed simultaneously?
Yes, multiple ATDH1160VPC devices can be programmed in parallel using a JTAG daisy chain configuration. The ATMISP software creates a chain file specifying each device's position and JEDEC file, enabling synchronized erase, program, and verify operations across all ATDH1160VPC units in the chain - provided the target PCB implements correct TDI→TDO interconnection and shares TCK/TMS lines.
Is the ATDH1160VPC pin-compatible with other ATF15xx devices in PQFP160 packages?
Yes, the ATDH1160VPC shares the same 160-pin PQFP package and JTAG pinout (TCK=99, TMS=22, TDI=9, TDO=112) as other ATF15xx family members like ATF1508ASVL-15PU. This mechanical and interface compatibility allows direct substitution in layouts designed for the ATF1508 PQFP160 variant, assuming equivalent logic density and timing requirements are met.
ATDH1160VPC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- Logic Doubling®
- Packaging:
- -
- Product Status:
- Obsolete
- Type:
- Programmer
- For Use With/Related Products:
- CPLD
- Contents:
- Board(s), Cable(s)
ATDH1160VPC FAQ
1.How can I place an order for ATDH1160VPC through Aetrix?
Please submit a Request for Quotation (RFQ) for ATDH1160VPC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATDH1160VPC reliable?
The price and inventory of ATDH1160VPC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATDH1160VPC is usually 5 days.
3.What payment methods are accepted for ATDH1160VPC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATDH1160VPC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATDH1160VPC?
ATDH1160VPC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATDH1160VPC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATDH1160VPC?
For technical support, including ATDH1160VPC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATDH1160VPC requirements.
6.How does Aetrix verify that ATDH1160VPC is sourced from the original manufacturer or authorized distributors?
All ATDH1160VPC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATDH1160VPC meets industry standards.
7.What is the process for return or replacement of ATDH1160VPC?
All ATDH1160VPC units undergo pre-shipment inspection (PSI). If there is an issue with ATDH1160VPC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATDH1160VPC part is unused and in its original packaging.
Return procedure for ATDH1160VPC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATDH1160VPC Tags
-
STLINK-V3MODS
STMicroelectronics
-
STLINK-V3MINIE
STMicroelectronics
-
ESP-PROG
Espressif Systems
-
SC0889
Raspberry Pi
-
2548
Adafruit Industries LLC
-
PG164100
Microchip Technology
-
ST-LINK/V2
STMicroelectronics
-
STLINK-V3SET
STMicroelectronics
-
NU-LINK-PRO
Nuvoton Technology Corporation
-
ARM-USB-TINY-H
Olimex LTD
-
MCU-LINK-PRO
NXP Semiconductors
-
410-308-B
Digilent, Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
