Microchip Technology ATDS15XXKSW1
- Part No.:
- ATDS15XXKSW1
- Manufacturer:
- Microchip Technology
- Category:
- Software, Services
- Package:
- Datasheet:
-
ATDS15XXKSW1.pdf
- Description:
- PRO CHIP SOFTWARE LICENSE
- Quantity:
- Payment:

- Shipping:

Inventory:2,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATDS15XXKSW1 from Atmel is a 2-year node-locked FLEXlm license for Mentor Graphics Precision RTL Synthesis (Atmel-OEM version), integrated into the ProChip Designer v5.0.1 IDE to perform VHDL and Verilog synthesis targeting ATF15xx CPLDs. It supports logic optimization, technology mapping, and netlist generation for 5V/3V/1.8V CPLD families including ATF1502AS, ATF1504ASL, and ATF1508BE. Used in industrial programmable logic design workflows requiring high logic utilization via Logic Doubling®.
For engineers reviewing the ATDS15XXKSW1 datasheet, ATDS15XXKSW1 pinout, ATDS15XXKSW1 application, or ATDS15XXKSW1 equivalent, this license enables synthesis of HDL designs for Atmel's ATF15xx CPLD family - with attention to supported language constructs (VHDL-93, Verilog-2001), fitter compatibility (FIT15xx), JTAG ISP flow integration (ATMISP), and target device voltage variants (5.0V AS/ASL, 3.0V ASV/ASVL, 1.8V BE).
Technical Context
ATDS15XXKSW1 licenses the Mentor Graphics Precision RTL Synthesis engine embedded in ProChip Designer v5.0.1, enabling behavioral-to-gate-level synthesis for CPLD architectures. It operates within a Windows 7/8/10 host environment and requires explicit FLEXlm node-locked license file activation obtained via Atmel's online portal.
The license integrates with HDL Planner for source entry, FIT15xx for device fitting, and ATMISP for JTAG-based programming of ATF15xx devices. It does not include simulation capability - ModelSim licensing is handled separately through Mentor Graphics, and functional/timing simulation requires additional purchased licenses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Licensing Term | 2-year node-locked FLEXlm license; binds to one physical Windows PC. |
| Supported Synthesis Languages | VHDL-93 and Verilog-2001; enables behavioral, RTL, and gate-level HDL input. |
| Target Device Family | Atmel ATF15xx CPLDs only - includes AS, ASL, ASV, ASVL, and BE variants. |
| Integration Interface | Native plug-in within ProChip Designer v5.0.1 IDE; invoked via "Logic Synthesis" stage. |
| Output Netlist Format | EDIF 2 0 0 compliant netlist compatible with FIT15xx fitter and ATMISP programming flow. |
| Operating System | Microsoft Windows 7/8/10 only; no Linux/macOS support. |
Availability
ATDS15XXKSW1 is available at Aetrix Electronics and suitable for industrial CPLD development, legacy PLD migration projects, and embedded control logic design requiring stable component supply and long-term toolchain continuity.
Supply support for ATDS15XXKSW1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) designed and distributed programmable logic development tools for SPLD/CPLD architectures prior to its acquisition in 2016.
ATDS15XXKSW1 belongs to the ProChip Designer Software Suite product line, created specifically to maximize logic density and timing closure for ATF15xx CPLDs using proprietary Logic Doubling® architecture and Atmel's FIT15xx fitter technology.
FAQ
What is the exact scope of functionality enabled by the ATDS15XXKSW1 license?
The ATDS15XXKSW1 license activates the Mentor Graphics Precision RTL Synthesis engine inside ProChip Designer v5.0.1 exclusively for VHDL and Verilog synthesis targeting ATF15xx CPLDs. It does not include simulation, schematic entry, CUPL support, or ModelSim - those require separate licenses or tools. ATDS15XXKSW1 must be installed alongside HDL Planner and FIT15xx to complete the synthesis-to-fit workflow for ATDS15XXKSW1-enabled designs.
Is ATDS15XXKSW1 compatible with newer Microchip development tools or post-acquisition software?
No - ATDS15XXKSW1 is validated only for ProChip Designer v5.0.1 on Windows 7/8/10 and is not supported in Microchip's current PLD toolchain (e.g., Microchip Studio or PAC). It targets legacy ATF15xx devices discontinued after Atmel's acquisition; no migration path or feature parity exists in modern Microchip tools. ATDS15XXKSW1 remains functional only within its original certified environment.
Does ATDS15XXKSW1 include JTAG programming capability for ATF15xx devices?
No - ATDS15XXKSW1 provides only synthesis capability. JTAG in-system programming (ISP) for ATF15xx CPLDs is handled by the standalone ATMISP utility, which is freely bundled with ProChip Designer v5.0.1 and does not require ATDS15XXKSW1. The license enables netlist generation but does not extend to configuration bitstream generation or device programming - those are performed by FIT15xx and ATMISP respectively.
Can ATDS15XXKSW1 be used with non-Atmel CPLD families such as Xilinx XC9500 or Lattice ispMACH?
No - ATDS15XXKSW1 is strictly limited to Atmel ATF15xx CPLD families (AS, ASL, ASV, ASVL, BE). Its synthesis output, constraints handling, and fitter interface are hardcoded for Atmel's architecture and FIT15xx toolchain. Attempting use with other vendors' devices will fail during fitting or produce invalid netlists. ATDS15XXKSW1 contains no cross-family support or generic EDIF export mode.
How is the ATDS15XXKSW1 license delivered and activated?
After purchase, Aetrix Electronics provides a download link for ProChip Designer v5.0.1 and instructions to request a FLEXlm node-locked license file from Microchip (formerly Atmel) via their online portal. The license file must be installed locally on the licensed Windows PC. ATDS15XXKSW1 activation requires internet access only for initial license request - no ongoing connection is needed for daily synthesis use.
ATDS15XXKSW1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Integrated Development Environment (IDE)
- Applications:
- -
- Edition:
- -
- License Length:
- -
- License - User Details:
- -
- Operating System:
- -
- For Use With/Related Products:
- ATF15xx
- Media Delivery Type:
- -
ATDS15XXKSW1 FAQ
1.How can I place an order for ATDS15XXKSW1 through Aetrix?
Please submit a Request for Quotation (RFQ) for ATDS15XXKSW1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATDS15XXKSW1 reliable?
The price and inventory of ATDS15XXKSW1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATDS15XXKSW1 is usually 5 days.
3.What payment methods are accepted for ATDS15XXKSW1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATDS15XXKSW1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATDS15XXKSW1?
ATDS15XXKSW1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATDS15XXKSW1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATDS15XXKSW1?
For technical support, including ATDS15XXKSW1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATDS15XXKSW1 requirements.
6.How does Aetrix verify that ATDS15XXKSW1 is sourced from the original manufacturer or authorized distributors?
All ATDS15XXKSW1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATDS15XXKSW1 meets industry standards.
7.What is the process for return or replacement of ATDS15XXKSW1?
All ATDS15XXKSW1 units undergo pre-shipment inspection (PSI). If there is an issue with ATDS15XXKSW1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATDS15XXKSW1 part is unused and in its original packaging.
Return procedure for ATDS15XXKSW1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATDS15XXKSW1 Tags
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…





