Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Development Boards, Kits, Programmers > Programming Adapters, Sockets

Microchip Technology ATF15XXDK3-SAX20

Name: ATF15XXDK3-SAX20
Brand: Microchip Technology
SKU: ATF15XXDK3-SAX20
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ATF15XXDK3-SAX20

Manufacturer:: Microchip Technology

Category:: Programming Adapters, Sockets

Package:

Datasheet:: ATF15XXDK3-SAX20.pdf

Description:: 20-PIN TSSOP DK3 SOCKET ADAPTER

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,065

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ATF15XXDK3-SAX20 from Microchip Technology (formerly Atmel) is a CPLD development and In-System Programming (ISP) kit designed for rapid prototyping and programming of ATF15xx family Logic Doubling® CPLDs. It includes a 44-pin TQFP socket adapter board, 2 MHz oscillator, JTAG ISP interface, voltage-selectable I/O and core supplies (1.8V–5.0V), and on-board peripherals including four 7-segment displays, eight LEDs, and eight push-button switches.

For engineers reviewing the ATF15XXDK3-SAX20 datasheet, ATF15XXDK3-SAX20 pinout, ATF15XXDK3-SAX20 application, or ATF15XXDK3-SAX20 equivalent, this kit serves as a complete hardware platform for evaluating ATF1502AS/ASL, ATF1504AS/ASL, ATF1508ASV/ASVL, ATF1502ASV, ATF1504ASV/ASVL, and ATF1508AS/ASL devices across all supported speed grades and package types except 100-PQFP.

Technical Context

The ATF15XXDK3-SAX20 integrates a CPLD Development/Programmer Board with a dedicated 44-pin TQFP Socket Adapter Board (ATF15xx-DK3-SAA44), enabling direct mounting and ISP programming of ATF15xx CPLDs via IEEE 1149.1 JTAG. It supports dual clock inputs (GCLK1/GCLK2) selectable via JP-GCLK jumper and provides configurable VCCIO (1.8V/2.5V/3.3V/5.0V) and VCCINT (1.8V/3.3V/5.0V) rails using onboard voltage regulators VR1 and VR2.

On-board user interfaces include active-high LEDs (LED1–LED4 for 44-pin devices), active-low 7-segment displays (DSP1–DSP4), and push-button switches (SW1–SW8) with pull-down biasing for I/O pins - all routed through selectable jumpers (JPLx, JPSx, JPDSPx) to support flexible signal routing and isolation during development.

Key Specifications

Parameter	Value and Actual Design Meaning
JTAG Interface	10-pin male header compliant with IEEE 1149.1; supports daisy-chaining via JTAG-OUT vias and JP-TDO jumper configuration.
Supported Devices	ATF1502AS/ASL, ATF1504AS/ASL, ATF1508ASV/ASVL, ATF1502ASV, ATF1504ASV/ASVL, ATF1508AS/ASL - all speed grades, excluding 100-PQFP.
Voltage Selection	VCCIO: 1.8V/2.5V/3.3V/5.0V; VCCINT: 1.8V/3.3V/5.0V - configured via physical jumpers with corresponding LED indicators.
Oscillator	2 MHz crystal oscillator with JP-GCLK jumper to route output to GCLK1 or GCLK2 pin of target CPLD.
Power Input	9 VDC via barrel jack (2.1 mm ID × 5.5 mm OD) or 4-pin header; regulated by independent VR1 (VCCINT) and VR2 (VCCIO) LDOs.
User I/O Peripherals	Four 7-segment displays (active-low, common-anode), eight LEDs (active-high), eight push-button switches (pull-down biased), plus GCLR/OE1 dedicated control buttons.

Availability

ATF15XXDK3-SAX20 is available at Aetrix Electronics and suitable for CPLD evaluation, FPGA/CPLD education labs, logic design verification, and industrial control prototyping requiring stable component supply and full JTAG ISP capability.

Supply support for ATF15XXDK3-SAX20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel PLD tools, software, and development kits including the ATF15xx series.

The ATF15XXDK3-SAX20 belongs to Microchip's legacy CPLD development platform line, purpose-built to accelerate design validation and ISP programming of Logic Doubling® architecture CPLDs for industrial, automotive, and academic applications.

FAQ

What is the primary function of the ATF15XXDK3-SAX20?

The ATF15XXDK3-SAX20 is a complete CPLD development and ISP programming kit for the Atmel ATF15xx family. It enables hardware-based logic design evaluation, real-time I/O testing, and JTAG-based in-system programming of compatible CPLDs without requiring custom PCBs. The ATF15XXDK3-SAX20 includes a 44-pin TQFP socket adapter, configurable power rails, and integrated peripherals like displays and switches for immediate use.

Which CPLD packages does the ATF15XXDK3-SAX20 support out of the box?

The ATF15XXDK3-SAX20 ships with the ATF15xx-DK3-SAA44 44-pin TQFP socket adapter board. It natively supports 44-pin TQFP and 44-pin PLCC ATF15xx devices. Support for 84-pin PLCC and 100-pin TQFP requires separately ordered adapter boards (ATF15xxDK3-SAJ84 and ATF15xxDK3-SAA100), as the 100-PQFP package is explicitly excluded from kit compatibility.

Does the ATF15XXDK3-SAX20 require a specific software toolchain?

Yes - the ATF15XXDK3-SAX20 is validated with Microchip's legacy Atmel PLD software suite: ProChip Designer for HDL synthesis and place-and-route, WinCUPL for ABEL-based design entry, ATMISP v6.x for JTAG ISP programming (supports ATDH1150VPC LPT cable), and POF2JED for file format conversion. ATMISP v7.0 requires the ATDH1150USB cable and is not compatible with the included ATDH1150VPC.

How are the 7-segment displays wired on the ATF15XXDK3-SAX20?

Each segment (a–g + DOT) of the four 7-segment displays (DSP1–DSP4) connects directly to a fixed I/O pin of the mounted ATF15xx device. For 44-pin TQFP devices, only DSP1 and DSP4 are fully connected; DSP2 and DSP3 segments are NC. All displays use common-anode topology and require active-low outputs from the CPLD - meaning the corresponding I/O pin must drive logic low to illuminate a segment.

Can the ATF15XXDK3-SAX20 be used for current measurement?

Yes - the ATF15XXDK3-SAX20 includes ICCIO and ICCINT jumpers that can be removed to break the VCCIO and VCCINT supply paths. When removed, these jumpers expose test points where a multimeter or current probe can be inserted to measure real-time I/O and core current consumption of the target ATF15xx CPLD under active operation or static conditions.

ATF15XXDK3-SAX20 Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Packaging:: Box

Product Status:: Active

Module/Board Type:: Socket Module - TSSOP

For Use With/Related Products:: ATF15xxDK3

ATF15XXDK3-SAX20 FAQ

1.How can I place an order for ATF15XXDK3-SAX20 through Aetrix?

Please submit a Request for Quotation (RFQ) for ATF15XXDK3-SAX20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ATF15XXDK3-SAX20 reliable?

The price and inventory of ATF15XXDK3-SAX20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATF15XXDK3-SAX20 is usually 5 days.

3.What payment methods are accepted for ATF15XXDK3-SAX20?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATF15XXDK3-SAX20 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ATF15XXDK3-SAX20?

ATF15XXDK3-SAX20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ATF15XXDK3-SAX20 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ATF15XXDK3-SAX20?

For technical support, including ATF15XXDK3-SAX20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATF15XXDK3-SAX20 requirements.

6.How does Aetrix verify that ATF15XXDK3-SAX20 is sourced from the original manufacturer or authorized distributors?

All ATF15XXDK3-SAX20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATF15XXDK3-SAX20 meets industry standards.

7.What is the process for return or replacement of ATF15XXDK3-SAX20?

All ATF15XXDK3-SAX20 units undergo pre-shipment inspection (PSI). If there is an issue with ATF15XXDK3-SAX20, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ATF15XXDK3-SAX20 part is unused and in its original packaging.

Return procedure for ATF15XXDK3-SAX20:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…