Microchip Technology ATF750C-10JC
- Part No.:
- ATF750C-10JC
- Manufacturer:
- Microchip Technology
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
ATF750C-10JC.pdf
- Description:
- IC CPLD 10MC 10NS 28PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATF750C-10JC from Atmel is a high-performance, electrically-erasable Complex Programmable Logic Device (CPLD) in a 28-pin PLCC package, featuring 20 D/T-type flip-flops, 171 product terms, 20 sum terms, and 7.5 ns pin-to-pin delay at 5V operation. It supports programmable pin-keeper circuits, individual flip-flop clocking (product-term or direct input), and asynchronous reset per register - enabling robust state machine implementation in industrial control and legacy logic replacement applications.
For engineers reviewing the ATF750C-10JC datasheet, ATF750C-10JC pinout, ATF750C-10JC application, or ATF750C-10JC equivalent, key selection criteria include its 28J PLCC package compatibility, -10 speed grade (10 ns tPD), industrial temperature range (-40°C to +85°C), and backward compatibility with ATV750B/BL and ATV750/L JEDEC files for drop-in migration paths.
Technical Context
The ATF750C-10JC implements a reprogrammable CMOS CPLD architecture derived from the 22V10, extended with dual-mode D/T flip-flops, independent feedback paths for all 20 registers, and configurable output enable per I/O. Its logic array delivers 42 inputs, two sum terms per output, and variable product-term allocation (4–8 per sum term).
It supports both product-term clocking and direct pin clocking (CLK/IN on Pin 1), enabling mixed-clock-domain designs. Power-up reset initializes all registers low, and synchronous preset plus per-register asynchronous reset ensure deterministic state initialization - critical for safety-critical sequencers and boot-time logic controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| tPD (max) | 10 ns - guarantees worst-case combinational path delay for timing-critical glue logic |
| Logic Density | 20 flip-flops + 171 product terms - enables full replacement of multiple 22V10s or discrete TTL/CMOS logic |
| Supply Voltage | 5V ±5% - compatible with standard 5V TTL/CMOS system rails without level translation |
| Operating Temp | -40°C to +85°C - qualified for industrial environments including motor drives and PLC I/O modules |
| Package | 28J PLCC - surface-mount, leaded, JEDEC MS-018 AB compliant, with 1.27 mm pitch and 12.4 mm × 12.4 mm footprint |
| Data Retention | 20 years - ensures long-term configuration stability in unattended equipment |
| ESD Protection | 2000V HBM - provides robust handling margin during board assembly and field service |
Pinout & Package
ATF750C-10JC uses a 28-lead Plastic J-Leaded Chip Carrier (PLCC, package code 28J) with standard JEDEC MS-018 AB outline, 1.27 mm lead pitch, and body size 12.4 mm × 12.4 mm. Pin 1 is marked by a corner notch; pins 1, 8, 15, and 22 may be left unconnected but yield best performance when VCC and GND are applied as specified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 15, 22 | VCC / GND (optional) | Decoupling points - connecting VCC to Pin 1 and GND to Pins 8/15/22 reduces noise and improves timing margin |
| 2–7, 9–14, 16–21, 23–28 | IN / I/O | 22 logic-capable pins: 12 dedicated inputs + 10 bidirectional I/Os - each supports programmable pin-keeper to eliminate external pull-ups |
| 1 (CLK/IN) | Clock Input / Logic Input | Primary clock source for pin-controlled flip-flop clocking; also functions as general-purpose input when not used as clock |
| GND (Pins 8, 15, 22) | Ground Reference | Multiple ground pins minimize ground bounce and improve signal integrity in high-speed switching |
| VCC (Pin 1) | Power Supply | +5V supply rail - must be decoupled locally; voltage tolerance ±5% ensures stable internal biasing |
Key Features
| Feature | Design Value |
|---|---|
| D/T-type flip-flop selection | Each of 20 registers individually configurable as D or T type - enables efficient JK/SR synthesis and reduces product-term usage |
| Per-register asynchronous reset | 20 independent reset inputs - allows selective clearing of state machine stages without global reset propagation delay |
| Programmable pin-keeper | Eliminates need for external pull-up resistors on unused I/Os - reduces BOM count, PCB area, and standby current |
| Input pin clocking | Direct clocking from Pin 1 bypasses product-term delay - achieves 0 ns clock-to-output skew for critical timing paths |
| Power-up reset | Automatic low-state initialization of all registers at VRST (2.0–4.5 V) - ensures known startup condition for sequencers and boot logic |
Applications
| Industrial PLC I/O Expansion | Legacy System Logic Replacement |
|---|---|
Use Scenario: Adding custom handshake, debounce, and status encoding logic between microcontroller and relay/digital input modules in programmable logic controllers. IC Role / Device Role / Timing Role: Glue logic CPLD implementing synchronized input sampling, output latching, and fault flag aggregation with deterministic 10 ns timing. Use Value: Replaces 4–6 discrete 74-series ICs while supporting in-system reprogramming for field firmware updates and hardware bug fixes. | Use Scenario: Upgrading aging military avionics subsystems originally using 22V10 or ATV750 devices, where board space and pinout compatibility are constrained. IC Role / Device Role / Timing Role: Drop-in functional superset providing identical pinout and JEDEC file compatibility with enhanced density and speed. Use Value: Enables logic upgrades without PCB redesign - leverages existing layout, test fixtures, and programming infrastructure. |
| Motor Drive Control Sequencing | Test Equipment Pattern Generation |
Use Scenario: Generating precise gate-drive enable/disable sequences, interlock logic, and fault response timing in three-phase inverter control boards. IC Role / Device Role / Timing Role: State machine CPLD managing PWM blanking windows, overcurrent lockout, and soft-start sequencing with sub-10 ns timing resolution. Use Value: Guarantees setup/hold compliance for IGBT drivers and eliminates metastability risk in critical safety paths. | Use Scenario: Generating stimulus patterns and capturing response signatures in automated boundary-scan test systems for digital ASIC validation. IC Role / Device Role / Timing Role: High-speed pattern generator with programmable clock domains and preload capability for deterministic test vector injection. Use Value: Supports asynchronous preload of any register state via 10.5V pulse on Pin 8 - simplifies test coverage and fault isolation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPLD-based logic replacement applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATF750C-10PU | Same logic architecture and speed grade, but in 24-lead PDIP (24P3) package - through-hole mount, no PLCC footprint | Suitable for prototyping, low-volume industrial controls, or legacy through-hole assemblies requiring manual soldering | Select when board assembly process lacks PLCC reflow capability or requires socket-based debugging |
| ATF750C-10SU | Identical functionality and speed, packaged in 24-lead SOIC (24S) - gull-wing leads, 0.300" body width, 1.27 mm pitch | Preferred for cost-sensitive industrial boards where PLCC tooling is unavailable and SOIC reflow is standard | Choose for higher-volume production with standard SMT lines and tighter board space than PDIP allows |
Compared with ATF750C-10PU and ATF750C-10SU, the ATF750C-10JC offers superior thermal dissipation and mechanical reliability in vibration-prone industrial enclosures due to its ceramic-based PLCC construction and four-point ground connection - making it optimal for mission-critical embedded control.
Availability
ATF750C-10JC is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, motor drive control sequencing, and legacy system logic replacement requiring stable component supply across extended product lifecycles.
Supply support for ATF750C-10JC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and programmable logic devices for industrial, automotive, and consumer applications.
The ATF750C product line was designed to deliver high-density, reprogrammable logic in standard packages for seamless migration from bipolar PALs and earlier EEPROM-based PLDs - targeting cost-sensitive, long-lifecycle industrial control systems.
FAQ
What is the maximum operating frequency of the ATF750C-10JC under internal feedback conditions?
The ATF750C-10JC achieves up to 86 MHz maximum operating frequency with internal feedback (1/(tSF + tCF)), as specified in its AC characteristics table. This value reflects real-world performance with feedback paths routed internally through the logic array - critical for high-speed counters and pipeline stages implemented within the ATF750C-10JC itself.
Does the ATF750C-10JC support in-system programming without removing it from the PCB?
Yes, the ATF750C-10JC supports in-system programming via standard JEDEC-compatible programmers using its VPP pin (Pin 8 on DIP variants) and dedicated programming voltage (10.25–10.75 V). While the 28J PLCC package requires appropriate socket or pogo-pin fixture access, the device retains full reprogrammability after soldering - enabling field firmware updates and design iterations without board rework.
How does the pin-keeper feature function on the ATF750C-10JC, and can it be disabled?
The ATF750C-10JC's pin-keeper circuit maintains the last driven logic state (high or low) on any input or I/O pin when left floating - preventing noise-induced switching and eliminating external pull-up resistors. It is enabled or disabled via software compiler mode selection (e.g., V750CPPKLCC vs. V750LCC in Atmel WinCUPL); once disabled, external termination becomes mandatory for unused pins.
Is the ATF750C-10JC pin-compatible with the older ATV750B-10PC device?
Yes, the ATF750C-10JC is pin-compatible with the ATV750B-10PC in the same 28J PLCC package and supports cross-programming using ATV750B JEDEC files (V750B mode). This enables direct hardware replacement without layout changes, though the ATF750C-10JC adds T-type flip-flops and pin clocking - features inactive unless recompiled for the full ATF750C-10JC feature set.
What is the power supply current consumption of the ATF750C-10JC at 5V and 25°C with all outputs unloaded?
At 5V supply and 25°C ambient, the ATF750C-10JC draws 125–180 mA typical standby current (ICC), depending on commercial or industrial screening. This value assumes VCC = max, VIN = max, and outputs open - consistent with datasheet Table 12 (ICC for C-10 grade). Actual dynamic current scales with toggle rate and loaded outputs, as shown in Figure 15.
ATF750C-10JC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- ATF750C(L)
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- EE PLD
- Delay Time tpd(1) Max:
- 10 ns
- Voltage Supply - Internal:
- 4.75V ~ 5.25V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 10
- Number of Gates:
- -
- Number of I/O:
- 10
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
ATF750C-10JC FAQ
1.How can I place an order for ATF750C-10JC through Aetrix?
Please submit a Request for Quotation (RFQ) for ATF750C-10JC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATF750C-10JC reliable?
The price and inventory of ATF750C-10JC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATF750C-10JC is usually 5 days.
3.What payment methods are accepted for ATF750C-10JC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATF750C-10JC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATF750C-10JC?
ATF750C-10JC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATF750C-10JC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATF750C-10JC?
For technical support, including ATF750C-10JC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATF750C-10JC requirements.
6.How does Aetrix verify that ATF750C-10JC is sourced from the original manufacturer or authorized distributors?
All ATF750C-10JC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATF750C-10JC meets industry standards.
7.What is the process for return or replacement of ATF750C-10JC?
All ATF750C-10JC units undergo pre-shipment inspection (PSI). If there is an issue with ATF750C-10JC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATF750C-10JC part is unused and in its original packaging.
Return procedure for ATF750C-10JC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATF750C-10JC Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

.jpg)