Microchip Technology ATF750C-10PI
- Part No.:
- ATF750C-10PI
- Manufacturer:
- Microchip Technology
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
ATF750C-10PI.pdf
- Description:
- IC CPLD 10MC 10NS 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,449
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATF750C-10PI from Atmel is a high-performance, electrically-erasable Complex Programmable Logic Device (CPLD) in a 24-pin PDIP package, featuring 20 D/T-type flip-flops, 171 product terms, and 7.5 ns pin-to-pin delay at 5V operation. It implements combinatorial and registered logic with programmable pin-keeper circuits and supports both product-term and direct-input clocking for state machines and glue logic in industrial control systems.
For engineers reviewing the ATF750C-10PI datasheet, ATF750C-10PI pinout, ATF750C-10PI application, or ATF750C-10PI equivalent, this device serves as a speed- and density-upgraded replacement for ATV750B/L in legacy PLD designs requiring reprogrammability, low-power standby (1 mA), and full 5V CMOS compatibility without PCB redesign.
Technical Context
The ATF750C-10PI implements a 22-input × 20-output macrocell architecture with dual sum-term per output, variable product-term allocation (4–8 per sum term), and independent feedback paths for all 20 flip-flops. Its logic array supports buried registers, bi-directional I/O, and synchronous preset plus individual asynchronous reset per register.
It uses Atmel's proven electrically-erasable CMOS technology with 20-year data retention, 1000 erase/write cycles, and 2000V ESD protection. Pin-keeper circuits eliminate external pull-ups on unused inputs/I/Os, and power-up reset ensures deterministic state-machine initialization at VCC ≥ 2.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Density | 20 macrocells with 20 sum terms and 171 total product terms - enables complex state machines and multi-function glue logic in single 24-pin IC. |
| Propagation Delay (tPD) | 7.5 ns max (input/feedback to non-registered output) - guarantees fast timing closure in 5V systems up to 95 MHz with external feedback. |
| Operating Voltage | 5V ±5% - compatible with legacy TTL/CMOS 5V buses and eliminates level-shifting in industrial backplanes. |
| Flip-flop Type | Individually configurable D- or T-type per macrocell - supports JK/SR synthesis and mixed-clock-domain logic without external gates. |
| Standby Current | 1 mA typical - enables battery-backed operation in low-power industrial monitoring nodes. |
| Data Retention | 20 years - ensures long-term reliability in unattended infrastructure equipment without refresh cycles. |
| ESD Protection | 2000V HBM - meets industrial IEC 61000-4-2 system-level robustness requirements without external TVS. |
Pinout & Package
ATF750C-10PI is housed in a 24-lead plastic dual-inline package (PDIP), 0.300" wide (24P3), with standard 0.1" pin pitch and through-hole mounting. Pin 1 is marked by notch or dot; pin 12 is GND, pin 24 is VCC.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CLK/IN | Primary clock input or general logic input - selectable as global clock source for product-term or direct-pin clocking of flip-flops. |
| 2–11, 13, 23 | IN | Dedicated logic inputs - provide 12 primary array inputs; all support pin-keeper configuration to prevent floating-induced noise. |
| 14–22 | I/O | Bi-directional I/O pins - each has independent output-enable product term and internal feedback path for registered operation. |
| 12 | GND | Ground reference - must be connected to system ground plane to ensure signal integrity and ESD discharge path. |
| 24 | VCC | +5V supply - decoupling capacitor (0.1 µF ceramic) required within 1 cm for stable high-speed operation. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Pin-keeper Circuits | Eliminates need for external pull-up resistors on unused inputs/I/Os - reduces BOM count, board space, and DC power loss in industrial PLC modules. |
| Dual Clocking Modes | Each flip-flop accepts either product-term-derived or direct-pin clock - enables mixed-frequency state machines (e.g., UART + PWM) in one device. |
| Asynchronous Reset per Flip-flop | Independent reset control per macrocell - allows selective clearing of pipeline stages without affecting other logic blocks. |
| Synchronous Preset Line | Single global preset signal initializes all 20 registers to high state - simplifies boot-time configuration of control sequencers. |
| Power-up Reset | Automatic register reset at VCC ≥ 2.0 V - ensures known initial state for safety-critical industrial sequencers without external POR circuitry. |
Applications
| Industrial PLC I/O Expansion | Legacy System Glue Logic Replacement |
|---|---|
Use Scenario: Adding discrete sensor interface and relay drive logic to existing 5V PLC backplane without modifying PCB layout. IC Role / Device Role / Timing Role: CPLD implementing address decoding, strobe generation, and bidirectional data buffering between microcontroller and peripheral modules. Use Value: Replaces 4–6 SSI/MSI TTL chips with single ATF750C-10PI, reducing component count, power, and failure points while maintaining 5V timing margins. |
Use Scenario: Upgrading aging ATV750B-based control logic in medical analyzers where firmware cannot be modified but hardware must meet new reliability standards. IC Role / Device Role / Timing Role: Drop-in functional and pin-compatible replacement providing same JEDEC fuse map with enhanced speed (7.5 ns vs. 10 ns) and reprogrammability. Use Value: Extends product lifecycle without redesign; leverages existing programming infrastructure while improving test coverage via preload and pin-keeper diagnostics. |
| Automated Test Equipment (ATE) Pattern Generator | Motor Drive Control Sequencer |
Use Scenario: Generating synchronized stimulus waveforms for semiconductor wafer probing using fixed-pattern logic with precise setup/hold timing. IC Role / Device Role / Timing Role: Registered logic block generating multi-phase clocks and enable signals with sub-10 ns skew across 10+ outputs. Use Value: Achieves deterministic timing via internal feedback paths and product-term clocking - eliminates jitter from external clock distribution networks. |
Use Scenario: Implementing commutation logic and fault interlocks for 3-phase BLDC motor drives operating in harsh industrial environments. IC Role / Device Role / Timing Role: Safety-critical state machine managing gate driver enable/disable sequencing, overcurrent shutdown, and soft-start ramp control. Use Value: Pin-keeper circuits prevent floating gate inputs during power transitions; 2000V ESD rating withstands motor-switching transients without external protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPLD applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATF750C-10PU | Same logic architecture and timing, but in 24-pin SOIC (24S) package - 30% smaller footprint, surface-mount only. | Used where board space is constrained and reflow assembly is available; not suitable for through-hole prototyping or repair. | Select when migrating to automated SMT production and thermal management permits SOIC package. |
| ATF750CL-15PU | Low-power variant with 15 ns tPD and 1 µA standby current - trades speed for ultra-low static power. | Preferred for battery-powered portable test gear or remote sensors where 15 ns delay is acceptable. | Choose only if system clock frequency ≤ 55 MHz and standby current < 10 µA is mandatory. |
Compared with ATF750C-10PU and ATF750CL-15PU, the ATF750C-10PI offers optimal balance of speed (7.5 ns), through-hole serviceability, and industrial temperature range (–40°C to +85°C) - making it the default choice for field-replaceable control modules requiring long-term availability and mechanical robustness.
Availability
ATF750C-10PI is available at Aetrix Electronics and suitable for industrial PLC upgrades, legacy system modernization, and motor control sequencer replacements requiring stable component supply across extended product lifecycles.
Supply support for ATF750C-10PI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a fabless semiconductor company specializing in non-volatile memory, microcontrollers, and programmable logic devices for industrial and automotive markets.
The ATF750C family was designed to deliver high-density, reprogrammable logic in legacy-compatible packages - targeting cost-sensitive industrial control, instrumentation, and upgrade paths from bipolar PLDs.
FAQ
What is the maximum operating frequency of the ATF750C-10PI in a registered feedback configuration?
The ATF750C-10PI achieves up to 86 MHz in internal feedback mode (1/(tSF + tCF)), verified at industrial temperature (–40°C to +85°C) and 5V ±5%. This frequency is derived from its 7.5 ns feedback setup time and 5 ns clock-to-feedback delay - enabling high-speed counter and state-machine implementations without external clock dividers. The ATF750C-10PI maintains this performance across its full rated temperature range.
Does the ATF750C-10PI support in-system programming (ISP)?
No, the ATF750C-10PI does not support in-system programming. It requires external parallel programming via a standard JEDEC-compliant programmer (e.g., Data I/O PS-29 or BP Microsystems Model 2000). Programming voltage is 10.5 V applied to pin 8 during programming mode, and the device must be removed from the target board for reprogramming. The ATF750C-10PI retains full functionality after programming and operates normally at 5V.
How many product terms are allocated per macrocell in the ATF750C-10PI?
The ATF750C-10PI provides 171 total product terms distributed across 20 macrocells, with two sum terms per macrocell and variable allocation of 4–8 product terms per sum term. This flexible architecture allows efficient mapping of wide AND-OR logic expressions - for example, a 12-input decode function can consume just one sum term with eight product terms, leaving remaining terms for other functions within the same macrocell. The ATF750C-10PI's allocation is configured during compilation in WinCUPL.
Can the ATF750C-10PI replace an ATV750B-15PC in an existing design?
Yes, the ATF750C-10PI is a direct functional and pin-compatible replacement for the ATV750B-15PC. It uses the same 24-pin PDIP package, identical pinout, and backward-compatible JEDEC file format (V750B mode). The ATF750C-10PI improves upon the ATV750B-15PC with faster 7.5 ns propagation delay (vs. 15 ns), added T-type flip-flop support, and pin-keeper circuits - all without requiring PCB changes or firmware updates.
What is the purpose of the pin-keeper circuit in the ATF750C-10PI, and how is it enabled?
The pin-keeper circuit in the ATF750C-10PI holds unused input or I/O pins at their last driven logic state, preventing floating conditions that cause shoot-through current and EMI. It is enabled during design compilation by selecting the "V750CPPK" device mnemonic in Atmel WinCUPL - which configures dedicated keeper transistors on all 22 logic pins. Once programmed, the ATF750C-10PI eliminates need for external pull-up/pull-down resistors, reducing power and board area. The feature is inactive by default and requires explicit software enable.
ATF750C-10PI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- ATF750C(L)
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- EE PLD
- Delay Time tpd(1) Max:
- 10 ns
- Voltage Supply - Internal:
- 4.5V ~ 5.5V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 10
- Number of Gates:
- -
- Number of I/O:
- 10
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 24-PDIP
ATF750C-10PI FAQ
1.How can I place an order for ATF750C-10PI through Aetrix?
Please submit a Request for Quotation (RFQ) for ATF750C-10PI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATF750C-10PI reliable?
The price and inventory of ATF750C-10PI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATF750C-10PI is usually 5 days.
3.What payment methods are accepted for ATF750C-10PI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATF750C-10PI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATF750C-10PI?
ATF750C-10PI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATF750C-10PI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATF750C-10PI?
For technical support, including ATF750C-10PI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATF750C-10PI requirements.
6.How does Aetrix verify that ATF750C-10PI is sourced from the original manufacturer or authorized distributors?
All ATF750C-10PI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATF750C-10PI meets industry standards.
7.What is the process for return or replacement of ATF750C-10PI?
All ATF750C-10PI units undergo pre-shipment inspection (PSI). If there is an issue with ATF750C-10PI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATF750C-10PI part is unused and in its original packaging.
Return procedure for ATF750C-10PI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATF750C-10PI Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

