Microchip Technology ATF750C-15SC
- Part No.:
- ATF750C-15SC
- Manufacturer:
- Microchip Technology
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ATF750C-15SC.pdf
- Description:
- IC CPLD 10MC 15NS 24SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATF750C-15SC from Atmel is a high-performance, electrically-erasable complex programmable logic device (CPLD) with 20 registered outputs, 42 array inputs, and 171 total product terms. It delivers 15 ns maximum pin-to-pin delay at 5V operation, supports D- or T-type flip-flop configuration per register, and features programmable pin-keeper circuits for floating I/O stabilization. It is used in industrial control logic replacement, legacy PLD upgrades, and embedded state-machine implementations.
For engineers reviewing the ATF750C-15SC datasheet, ATF750C-15SC pinout, ATF750C-15SC application, or ATF750C-15SC equivalent, key selection criteria include its 24-pin SOIC package compatibility, 5V ±10% supply tolerance, -40°C to +85°C industrial temperature range, and backward compatibility with ATV750B/BL and ATV750/L JEDEC files.
Technical Context
The ATF750C-15SC implements a reprogrammable CMOS PLD architecture derived from the 22V10, extended with 20 individually configurable D/T flip-flops, dual-clocking options (product-term or direct input pin), and independent feedback paths for all registers. Its 171 product terms are distributed across 20 sum terms (2 per output), with variable allocation of 4–8 product terms per sum term.
It supports synchronous preset across all 20 registers and individual asynchronous reset per flip-flop. Power-up reset ensures deterministic low-state initialization of registers, and preload functionality enables asynchronous register loading via I/O pins during test cycles - critical for boundary-scan and functional verification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Pin-to-Pin Delay | 15 ns at 5V ±10%, enabling reliable operation up to 44 MHz external feedback clocking. |
| Logic Density | 20 sum terms + 20 flip-flops + 171 product terms - replaces >2x more gates than standard 24-pin PLDs. |
| Supply Voltage | 5V ±10% - compatible with legacy TTL/CMOS 5V systems without level-shifting. |
| Operating Temperature | -40°C to +85°C - qualified for industrial environments without derating. |
| I/O Count | 22 logic pins (12 dedicated inputs + 10 bi-directional I/Os), all with programmable pin-keeper circuits. |
| Power Supply Current | 135–190 mA standby (industrial grade), enabling stable logic sequencing in power-constrained embedded controllers. |
| Data Retention | 20 years - ensures long-term firmware integrity in unattended equipment. |
Pinout & Package
ATF750C-15SC is supplied in a 24-lead plastic gull-wing small outline (SOIC) package (24S), 0.300" body width, JEDEC MS-012 compliant, with 1.27 mm lead pitch. Pin 1 is marked by a beveled corner; pin 12 is GND, pin 13 is VCC, and pin 1 is CLK/IN.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | CLK/IN | Primary clock input or general-purpose logic input; selectable as direct clock source for any flip-flop. |
| 2–11, 14–22 | IN / I/O | 12 dedicated inputs + 10 bi-directional I/Os; each supports programmable pin-keeper for floating-state hold. |
| 12 | GND | Ground reference for all logic and I/O circuitry; decoupling required within 10 mm of pin. |
| 13 | VCC | +5V ±10% supply; requires local 0.1 µF ceramic bypass capacitor adjacent to pin. |
Key Features
| Feature | Design Value |
|---|---|
| D- or T-type flip-flop per register | Enables efficient JK/SR synthesis and reduces product-term usage by up to 30% vs fixed-D architectures. |
| Individual product-term clocking | Allows mixed-clock-domain state machines (e.g., UART + PWM) in one device without external clock dividers. |
| Programmable pin-keeper circuits | Eliminates need for external pull-ups on unused I/Os, reducing BOM count and DC leakage by >95%. |
| Asynchronous reset per flip-flop | Permits selective reset of subsystems (e.g., data path vs control FSM) without global reset propagation delay. |
| Register preload via I/O pins | Supports deterministic test vector injection during production testing without additional test logic. |
Applications
| Industrial PLC Logic Replacement | Legacy System Upgrade |
|---|---|
Use Scenario: Replacing obsolete 22V10-based ladder logic in factory-floor programmable logic controllers. IC Role / Device Role / Timing Role: CPLD implementing combinatorial logic and registered control states with deterministic 15 ns timing. Use Value: Maintains existing PCB layout while doubling usable gate count and adding T-type flip-flop flexibility for counter optimization. | Use Scenario: Upgrading aging telecom line-card control logic originally built with ATV750B devices. IC Role / Device Role / Timing Role: Drop-in JEDEC-compatible replacement supporting same pinout and programming flow. Use Value: Enables migration to reprogrammable logic without redesigning schematics or firmware toolchain. |
| Embedded State Machine | Test Equipment Control |
Use Scenario: Implementing multi-stage protocol sequencers in medical diagnostic instruments. IC Role / Device Role / Timing Role: Registered logic core managing state transitions with synchronous preset and asynchronous reset isolation. Use Value: Guarantees safe power-on initialization and fault recovery via hardware-resettable registers. | Use Scenario: Controlling signal routing and calibration sequencing in automated test equipment (ATE) mainframes. IC Role / Device Role / Timing Role: Glue logic coordinating FPGA configuration, DAC setup, and relay driver enable timing. Use Value: Reduces microcontroller GPIO load by offloading time-critical parallel I/O handshaking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPLD applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATF750C-15PU | Same speed grade (15 ns), but in 24-lead PDIP package instead of SOIC; identical electrical specs and JEDEC file support. | Preferred for through-hole prototyping or legacy board repair where SOIC footprint is unavailable. | Select when mechanical compatibility with existing DIP sockets or wave-solder assembly is required. |
| ATF750CL-15SU | Low-power variant with 1 mA standby current (vs 135–190 mA for ATF750C-15SC); same 15 ns speed and SOIC package. | Suitable for battery-powered or thermally constrained applications where active power dominates system budget. | Choose only if standby current reduction is prioritized over worst-case dynamic current margin. |
Compared with ATF750C-15PU and ATF750CL-15SU, the ATF750C-15SC offers optimal balance of industrial temperature support, surface-mount compatibility, and full-speed performance without standby current trade-offs - making it the default choice for new industrial designs requiring 24-pin CPLD density.
Availability
ATF750C-15SC is available at Aetrix Electronics and suitable for industrial automation, legacy system modernization, and embedded control applications requiring stable component supply across extended lifecycle programs.
Supply support for ATF750C-15SC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation (now part of Microchip Technology) is a semiconductor manufacturer specializing in microcontrollers, nonvolatile memory, and programmable logic solutions for industrial, automotive, and consumer markets.
The ATF750C family was designed to extend the life of 22V10-based systems with higher density, reprogrammability, and enhanced clocking flexibility - targeting cost-sensitive industrial upgrades and long-lifecycle embedded control.
FAQ
What is the operating voltage range for the ATF750C-15SC?
The ATF750C-15SC operates across 5V ±10%, i.e., 4.5V to 5.5V. This matches legacy TTL/CMOS 5V systems and eliminates need for voltage translation. The device draws 135–190 mA in standby under industrial conditions, and its DC characteristics (VIL, VIH, VOL, VOH) are fully specified across this range per the Atmel 0776L datasheet.
Is the ATF750C-15SC pin-compatible with the ATV750B series?
Yes - the ATF750C-15SC is a direct replacement for the ATV750B/BL in the same 24-pin SOIC package. It supports identical JEDEC programming files (V750B mode), retains the same pinout and logic architecture, and adds enhancements like T-type flip-flops and pin-keeper circuits that remain disabled unless explicitly enabled in the compiler.
Does the ATF750C-15SC support in-system programming?
No - the ATF750C-15SC requires external UV-erasable or parallel programmer (e.g., Atmel ATDH1200) and does not support ISP or JTAG. Programming is performed via standard 5V parallel interface using JEDEC files; security fuse prevents unauthorized readback once programmed.
What is the purpose of the pin-keeper circuit in the ATF750C-15SC?
The pin-keeper circuit in the ATF750C-15SC holds unused input or I/O pins at their last driven logic state (high or low), preventing floating nodes that cause shoot-through current and EMI. Enabled per-pin in the WinCUPL compiler, it eliminates external pull-up/down resistors and reduces static power consumption in partially utilized designs.
How does the power-up reset function in the ATF750C-15SC?
The ATF750C-15SC performs automatic power-up reset: when VCC crosses VRST (2.0–4.5 V), all 20 registers initialize to low state within 600–1000 ns. This guarantees known startup behavior for state machines. For reliability, VCC must rise monotonically, and clock inputs must remain stable for tPR after reset assertion.
ATF750C-15SC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- ATF750C(L)
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- EE PLD
- Delay Time tpd(1) Max:
- 15 ns
- Voltage Supply - Internal:
- 4.75V ~ 5.25V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 10
- Number of Gates:
- -
- Number of I/O:
- 10
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SO
ATF750C-15SC FAQ
1.How can I place an order for ATF750C-15SC through Aetrix?
Please submit a Request for Quotation (RFQ) for ATF750C-15SC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATF750C-15SC reliable?
The price and inventory of ATF750C-15SC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATF750C-15SC is usually 5 days.
3.What payment methods are accepted for ATF750C-15SC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATF750C-15SC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATF750C-15SC?
ATF750C-15SC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATF750C-15SC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATF750C-15SC?
For technical support, including ATF750C-15SC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATF750C-15SC requirements.
6.How does Aetrix verify that ATF750C-15SC is sourced from the original manufacturer or authorized distributors?
All ATF750C-15SC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATF750C-15SC meets industry standards.
7.What is the process for return or replacement of ATF750C-15SC?
All ATF750C-15SC units undergo pre-shipment inspection (PSI). If there is an issue with ATF750C-15SC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATF750C-15SC part is unused and in its original packaging.
Return procedure for ATF750C-15SC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATF750C-15SC Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

