Microchip Technology ATF750LVC-15SU
- Part No.:
- ATF750LVC-15SU
- Manufacturer:
- Microchip Technology
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ATF750LVC-15SU.pdf
- Description:
- IC CPLD 10MC 15NS 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATF750LVC-15SU from Microchip Technology (formerly Atmel) is a high-performance, electrically-erasable complex programmable logic device (CPLD) in a 24-pin SOIC package. It implements up to 20 D- or T-type flip-flops, 42 array inputs, and 20 sum terms with 171 total product terms; supports 3.0–5.5V operation; delivers ≤15 ns pin-to-pin delay at 3V and ≤10 ns at 5V; and is used in legacy industrial control logic replacement and FPGA companion glue logic.
For engineers reviewing the ATF750LVC-15SU datasheet, ATF750LVC-15SU pinout, ATF750LVC-15SU application, or ATF750LVC-15SU equivalent, key selection criteria include its 24-pin SOIC footprint, dual clocking modes (product-term or input-pin), programmable pin-keeper circuits, 20-year data retention, and compatibility with ATV750B/ATV750 software toolchains.
Technical Context
The ATF750LVC-15SU implements a 20-register, 20-output logic array with fully independent feedback paths and per-flip-flop clock source selection-either from dedicated product terms or directly from Pin 1 (CLK/IN). Its architecture provides two sum terms per output, variable product-term allocation (4–8 per sum term), and individual asynchronous reset for each flip-flop.
It features programmable pin-keeper circuits on all I/O pins to prevent floating states without external pull-ups, synchronous preset for all registers, and security fuse protection against unauthorized configuration copying. The device operates across commercial (0°C to 70°C) and industrial (−40°C to +85°C) temperature ranges with 2000V HBM ESD rating and 1000 erase/write cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Density | 20 flip-flops, 20 sum terms, 42 array inputs, 171 product terms - enables full state machines and multi-function glue logic in one 24-pin device. |
| Propagation Delay | ≤10 ns (5V), ≤15 ns (3V) pin-to-pin - ensures timing-critical control path compliance in legacy 50–70 MHz systems. |
| Supply Voltage | 3.0 V to 5.5 V - supports direct interface with both 3.3V and 5V TTL/CMOS buses without level-shifting. |
| Operating Temperature | −40°C to +85°C - qualified for industrial embedded control, motor drives, and instrumentation environments. |
| Data Retention | 20 years - guarantees long-term configuration stability in unattended or maintenance-limited deployments. |
| ESD Protection | 2000 V HBM - meets IEC 61000-4-2 Level 2 for robustness in factory-floor and field-replaceable modules. |
| Erase/Write Cycles | 1000 cycles - sufficient for prototyping, firmware updates, and field reconfiguration during product lifecycle. |
Pinout & Package
ATF750LVC-15SU is supplied in a 24-lead, 0.300″ wide plastic gull-wing small outline (SOIC) package (JEDEC MS-012AC), pin-compatible with industry-standard 24-pin PLD footprints. Package dimensions: 15.2–15.6 mm width × 10.0–10.65 mm length × ≤2.65 mm height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CLK/IN) | Input Clock or Logic Input | Selectable as global clock source for input-pin clocking mode or general-purpose logic input. |
| 2–11, 13–22 | IN or I/O | 20 bidirectional pins; each configurable as input, output, or I/O with independent enable and feedback path. |
| 12 | GND | Ground reference for analog and digital sections; decoupling required near VCC pin. |
| 23 | VCC | 3.0–5.5 V power supply; requires local 0.1 µF ceramic decoupling capacitor. |
| 24 | GND | Second ground pin for improved noise immunity and current return path separation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual clocking architecture | Each flip-flop independently selectable for product-term or direct input-pin (Pin 1) clocking - enables mixed-clock-domain logic (e.g., slow control + fast interface) in one device. |
| Programmable pin-keeper | Eliminates need for external pull-up resistors on unused I/Os - reduces BOM count, PCB area, and static power by >100 µA per pin. |
| Asynchronous per-flip-flop reset | 20 independent reset lines allow selective initialization of logic blocks without global system reset - critical for modular state machine recovery. |
| Security fuse | Single fuse prevents read-back of configuration bitstream - protects IP in production systems where reverse engineering risk exists. |
| RoHS-compliant green packaging | Pb/halide-free SOIC (24S) construction - satisfies EU WEEE/RoHS and China RoHS requirements for industrial OEM shipments. |
Applications
| Industrial PLC I/O Expansion | Legacy System Glue Logic Replacement |
|---|---|
|
Use Scenario: Adding discrete sensor input conditioning and relay output sequencing to aging programmable logic controller backplanes. IC Role / Device Role / Timing Role: CPLD implementing synchronized sampling, debounce, and fail-safe output enable/disable with deterministic ≤15 ns latency. Use Value: Replaces multiple 74-series chips and PALs while maintaining original 24-pin footprint and 5V bus compatibility. |
Use Scenario: Modernizing discontinued 22V10-based control boards in medical analyzers and test equipment. IC Role / Device Role / Timing Role: Drop-in architectural superset providing identical pinout and JEDEC file compatibility with enhanced register count and clock flexibility. Use Value: Enables feature upgrades (e.g., added diagnostics, watchdog logic) without PCB redesign or firmware changes. |
| Motor Drive Interface Logic | Communications Protocol Bridge |
|
Use Scenario: Translating microcontroller GPIO signals into isolated gate-driver enable sequences and fault feedback decoding for 3-phase inverters. IC Role / Device Role / Timing Role: Real-time combinatorial and registered logic block managing dead-time insertion, direction latching, and overcurrent lockout. Use Value: Guarantees sub-20 ns propagation between control input and driver enable - critical for preventing shoot-through in IGBT/MOSFET bridges. |
Use Scenario: Bridging UART-based host commands to parallel status/control bus in industrial HMIs and gateway modules. IC Role / Device Role / Timing Role: Synchronizing asynchronous command framing, generating strobes, and managing handshaking signals with precise setup/hold timing. Use Value: Offloads timing-critical protocol translation from MCU, freeing CPU cycles for application-layer processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPLD applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATF750C-15PU | Same logic architecture but PDIP package (24P3); lacks pin-keeper circuitry; rated only for commercial temp (0°C to 70°C). | Suitable for lab prototypes and non-industrial environments where through-hole assembly and lower cost are prioritized. | Choose when board-level rework tolerance, socketing, or legacy through-hole manufacturing is required. |
| ATF16V8B-15PU | 8 macrocells vs. 20 flip-flops; no T-type register support; 25 ns max delay; no pin-keeper; 5V-only operation. | Limited to simpler combinatorial logic and basic counters; insufficient for multi-state machine or high-density glue logic. | Select only for minimal replacements where logic depth and register count are below ATF750LVC-15SU's capability envelope. |
Compared with ATF750C-15PU and ATF16V8B-15PU, the ATF750LVC-15SU delivers twice the register count, 3.3V/5V dual-voltage operation, industrial temperature range, and pin-keeper functionality - making it the sole option among these three for new industrial designs requiring long-term reliability and mixed-voltage interoperability.
Availability
ATF750LVC-15SU is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, motor drive interface logic, and legacy system glue logic replacement requiring stable component supply, long-lifecycle support, and RoHS-compliant sourcing.
Supply support for ATF750LVC-15SU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel PLD products including the ATF750LVC family. The company specializes in microcontrollers, analog, and programmable logic solutions for industrial, automotive, and consumer markets.
The ATF750LVC product line was designed to provide high-density, reprogrammable logic in standard 24-pin packages for cost-sensitive industrial control, instrumentation, and system integration applications - bridging the gap between simple PALs and full FPGAs.
FAQ
What is the maximum operating frequency of the ATF750LVC-15SU?
The ATF750LVC-15SU achieves up to 90 MHz maximum frequency with no feedback (1/tP), 86 MHz with internal feedback (1/(tSF + tCF)), and 71 MHz with external feedback (1/(tS + tCO)) under 5V operation. At 3V, those values drop to 71 MHz, 62 MHz, and 50 MHz respectively - all verified in the AC characteristics table of the official datasheet.
Does the ATF750LVC-15SU support 3.3V-only operation?
Yes, the ATF750LVC-15SU is fully specified for 3.0–5.5V operation, including guaranteed performance at 3.3V. Its 3V AC characteristics (e.g., 15 ns max tPD, 55 MHz fMAXS) are explicitly published in the datasheet, and DC parameters like VOL ≤0.5V at IOL = 12 mA are validated down to VCC = 3.0V.
Can the ATF750LVC-15SU replace a 22V10 in an existing design?
Yes - the ATF750LVC-15SU is architecturally compatible with the 22V10 and functions as a superset: same 24-pin SOIC footprint, JEDEC file compatibility, and identical programming protocols. It adds 10 extra flip-flops, enhanced clocking options, and pin-keeper circuits - enabling drop-in upgrades without layout changes.
What programming hardware and software support the ATF750LVC-15SU?
The ATF750LVC-15SU is supported by Atmel's legacy WinCUPL and Synario development tools. Programming requires a standard JTAG or ISP-compatible programmer (e.g., Atmel ICE, third-party CUPL programmers). Configuration files use JEDEC JED format, and security fuse programming is handled via the same toolchain.
Is the ATF750LVC-15SU pin-keeper function enabled by default?
No - the pin-keeper circuit is disabled by default. It must be explicitly enabled during compilation using the "ATF750LVC (PPK)" device selection in WinCUPL or Synario. When enabled, it holds unused I/O pins at their last driven state, eliminating floating inputs and removing the need for external pull-up resistors.
ATF750LVC-15SU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- ATF750LVC
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Programmable Type:
- EE PLD
- Delay Time tpd(1) Max:
- 15 ns
- Voltage Supply - Internal:
- 3V ~ 5.5V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 10
- Number of Gates:
- -
- Number of I/O:
- 10
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
ATF750LVC-15SU FAQ
1.How can I place an order for ATF750LVC-15SU through Aetrix?
Please submit a Request for Quotation (RFQ) for ATF750LVC-15SU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATF750LVC-15SU reliable?
The price and inventory of ATF750LVC-15SU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATF750LVC-15SU is usually 5 days.
3.What payment methods are accepted for ATF750LVC-15SU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATF750LVC-15SU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATF750LVC-15SU?
ATF750LVC-15SU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATF750LVC-15SU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATF750LVC-15SU?
For technical support, including ATF750LVC-15SU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATF750LVC-15SU requirements.
6.How does Aetrix verify that ATF750LVC-15SU is sourced from the original manufacturer or authorized distributors?
All ATF750LVC-15SU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATF750LVC-15SU meets industry standards.
7.What is the process for return or replacement of ATF750LVC-15SU?
All ATF750LVC-15SU units undergo pre-shipment inspection (PSI). If there is an issue with ATF750LVC-15SU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATF750LVC-15SU part is unused and in its original packaging.
Return procedure for ATF750LVC-15SU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATF750LVC-15SU Tags

-
5M40ZE64C5N
Intel

-
ATF1502ASV-15AU44
Microchip Technology

-
5M80ZE64C5N
Intel

-
5M80ZT100C5N
Intel

-
ATF1502AS-10AU44
Microchip Technology

-
ATF1502AS-10JU44
Microchip Technology

-
5M80ZE64I5N
Intel

-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation

-
ATF1504ASV-15AU44
Microchip Technology

-
ATF1504AS-10JU44
Microchip Technology

-
5M160ZE64C5N
Intel
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

