Microchip Technology ATJTAGICE3
- Part No.:
- ATJTAGICE3
- Manufacturer:
- Microchip Technology
- Category:
- Programmers, Emulators, and Debuggers
- Package:
- Datasheet:
-
ATJTAGICE3.pdf
- Description:
- AVR ON-CHIP D-BUG SYSTEM
- Quantity:
- Payment:

- Shipping:

Inventory:1,219
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATJTAGICE3 from Microchip Technology (formerly Atmel) is a USB 2.0 high-speed in-circuit debugger and programmer for ARM Cortex-M and AVR microcontrollers. It supports JTAG, SWD, PDI, debugWIRE, aWire, SPI, and UPDI interfaces across SAM, XMEGA, megaAVR, tinyAVR, and UC3 families. Target voltage range is 1.65V–5.5V, with <3mA VTref current draw and up to 15MHz JTAG clock.
For engineers reviewing the ATJTAGICE3 datasheet, ATJTAGICE3 pinout, ATJTAGICE3 application, or ATJTAGICE3 equivalent, this tool enables on-chip debugging and programming of legacy Atmel microcontrollers in production development, firmware validation, and embedded qualification workflows where multi-interface compatibility and stable VTref sourcing are critical.
Technical Context
The ATJTAGICE3 implements a dual-protocol host interface (USB 2.0 high-speed + HID-class firmware v3.0+) and integrates dedicated physical layer drivers for seven distinct target interfaces: JTAG (IEEE 1149.1), SWD (ARM CoreSight), PDI (XMEGA), debugWIRE (mega/tinyAVR), aWire (UC3), SPI (legacy AVR), and UPDI (tinyX). Each interface uses isolated signal conditioning and adaptive clocking.
It features real-time ITM serial trace capture at up to 1 MB/s, hardware-assisted breakpoint management via internal comparators, and automatic fuse handling (e.g., DWEN enable/disable) through Atmel Studio integration. Power is sourced solely from USB bus (<100 mA), with VTref supplied to target at 1.65–5.5 V without external regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Host Interface | USB 2.0 high-speed (480 Mbps); HID-class protocol from firmware v3.0+, eliminating custom driver dependency on modern OS. |
| Target Voltage Range | 1.65V–5.5V VTref output; enables safe debugging of low-voltage IoT nodes and mixed-voltage industrial boards without level-shifting. |
| JTAG Clock Frequency | 32 kHz–15 MHz; supports full-speed operation on high-end SAM devices while maintaining reliability on slow-clock sensor nodes. |
| SWD Clock Frequency | 32 kHz–2 MHz; compliant with ARM CoreSight SWD timing requirements for SAM D/L/C series and legacy SAM3/4. |
| ITM Trace Throughput | Up to 1 MB/s; captures real-time printf-style debug output and event streams without halting CPU execution. |
| Debug Interface Support | JTAG, SWD, PDI, debugWIRE, aWire, SPI, UPDI - covers all Atmel AVR/SAM generations released before 2017. |
| Power Consumption | <100 mA from USB; enters low-power mode when idle - preserves laptop battery during extended debug sessions. |
Availability
ATJTAGICE3 is available at Aetrix Electronics and suitable for embedded firmware validation, production programming of legacy AVR/SAM microcontrollers, and industrial controller qualification requiring stable component supply and long-term toolchain continuity.
Supply support for ATJTAGICE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical documentation, firmware updates, and legacy tool support for Atmel-branded development tools including the ATJTAGICE3.
The ATJTAGICE3 belongs to Atmel's professional-grade in-circuit debug/programmer product line, designed specifically to unify firmware development across the pre-2017 Atmel MCU portfolio - especially where mixed architecture (AVR + ARM) and aging silicon require field-proven, multi-interface tooling.
FAQ
What microcontroller families does the ATJTAGICE3 support?
The ATJTAGICE3 supports Atmel SAM ARM Cortex-M devices (via SWD/JTAG), AVR XMEGA (PDI), megaAVR and tinyAVR (debugWIRE, SPI, UPDI), and AVR UC3 (aWire, JTAG). It does not support newer Microchip PIC or SAM E70/R21 devices introduced after 2017. Firmware version 3.0+ is required for full SAM SWD functionality. The ATJTAGICE3 remains fully functional with all supported families using Atmel Studio 7 or earlier.
Does the ATJTAGICE3 require proprietary drivers on Windows?
No - starting with firmware version 3.0, the ATJTAGICE3 uses standard USB HID class drivers built into Windows, macOS, and Linux. Earlier firmware versions relied on Jungo WinDriver, but those are obsolete. The ATJTAGICE3 appears as a generic HID device in Device Manager; no manual INF installation is needed if using Atmel Studio 7 or later, which bundles compatible firmware and auto-updates the unit on first connection.
Can the ATJTAGICE3 program and debug UPDI-enabled tinyAVR 0/1/2-series devices?
Yes, but only via the 10-pin mini-squid cable - the ATJTAGICE3 lacks native UPDI drive capability on its 6-pin headers due to shared pin constraints between UPDI_DATA and nSRST. Direct UPDI connection requires Atmel-ICE or newer tools. The ATJTAGICE3 supports UPDI at up to 750 kbit/s using custom wiring per Table 3-6 in the User Guide, and handles fuse programming (including UPDIEN) under Atmel Studio control.
What is the role of VTref on the ATJTAGICE3, and how is it used?
VTref is the reference voltage supplied by the ATJTAGICE3 to the target board to establish logic-level compatibility and power the debugger's interface buffers. It ranges from 1.65V to 5.5V, automatically detected or manually selected in Atmel Studio. The ATJTAGICE3 draws <3 mA from VTref during operation - critical for low-power targets. VTref must match the target MCU's VCC or I/O voltage; mismatch causes communication failure or damage. The ATJTAGICE3 does not regulate VTref - it passes through the target's supply or an external source.
Is the ATJTAGICE3 compatible with STK600 and STK500 development kits?
Yes - the ATJTAGICE3 ships with adapters (A08-0735-A/B/C) and cables explicitly validated for STK600 and STK500. For STK600, it connects via 100-mil JTAG or 6-pin SPI/PDI headers; for STK500, it uses the ATSTK500_JTAG_ADAPTER or direct PORTC[5:2] JTAG wiring. debugWIRE use on STK500 requires removal of the RESET jumper. All interface modes - including PDI for XMEGA and aWire for UC3 - operate correctly with both starter kits when configured per Section 3 of the ATJTAGICE3 User Guide.
ATJTAGICE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Packaging:
- Box
- Product Status:
- Obsolete
- Type:
- Debugger
- For Use With/Related Products:
- AVR®
- Contents:
- Board(s), Cable(s)
ATJTAGICE3 FAQ
1.How can I place an order for ATJTAGICE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for ATJTAGICE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATJTAGICE3 reliable?
The price and inventory of ATJTAGICE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATJTAGICE3 is usually 5 days.
3.What payment methods are accepted for ATJTAGICE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATJTAGICE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATJTAGICE3?
ATJTAGICE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATJTAGICE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATJTAGICE3?
For technical support, including ATJTAGICE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATJTAGICE3 requirements.
6.How does Aetrix verify that ATJTAGICE3 is sourced from the original manufacturer or authorized distributors?
All ATJTAGICE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATJTAGICE3 meets industry standards.
7.What is the process for return or replacement of ATJTAGICE3?
All ATJTAGICE3 units undergo pre-shipment inspection (PSI). If there is an issue with ATJTAGICE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATJTAGICE3 part is unused and in its original packaging.
Return procedure for ATJTAGICE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATJTAGICE3 Tags

-
STLINK-V3MODS
STMicroelectronics

-
STLINK-V3MINIE
STMicroelectronics

-
ESP-PROG
Espressif Systems

-
SC0889
Raspberry Pi

-
2548
Adafruit Industries LLC

-
PG164100
Microchip Technology

-
ST-LINK/V2
STMicroelectronics

-
STLINK-V3SET
STMicroelectronics

-
NU-LINK-PRO
Nuvoton Technology Corporation

-
ARM-USB-TINY-H
Olimex LTD
-
MCU-LINK-PRO
NXP Semiconductors

-
410-308-B
Digilent, Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
