Microchip Technology ATMEGA128RFR2-ZF
- Part No.:
- ATMEGA128RFR2-ZF
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 64-VFQFN Exposed Pad
- Datasheet:
-
ATMEGA128RFR2-ZF.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 64QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,863
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATMEGA128RFR2-ZF from Microchip Technology (formerly Atmel) is an 8-bit AVR microcontroller with integrated 2.4 GHz IEEE 802.15.4/ZigBee transceiver in a 64-pin QFN package. It delivers 128 KB Flash, 4 KB EEPROM, 16 KB SRAM, 38 programmable I/O lines, and -100 dBm RX sensitivity at 250 kb/s - enabling self-contained wireless sensor nodes and network routers for industrial IoT deployments.
For engineers reviewing the ATMEGA128RFR2-ZF datasheet, ATMEGA128RFR2-ZF pinout, ATMEGA128RFR2-ZF application, or ATMEGA128RFR2-ZF equivalent, key selection criteria include its hardware-assisted MAC, AES security engine, ultra-low deep-sleep current (<700 nA), and dual-crystal support (16 MHz + 32.768 kHz) for precise timing in battery-powered mesh networks.
Technical Context
The ATMEGA128RFR2-ZF integrates an enhanced RISC AVR core with a fully featured 2.4 GHz transceiver using Direct Sequence Spread Spectrum (DSSS). Its fractional-N PLL synthesizer supports 5 MHz/500 kHz channel spacing, while hardware-accelerated frame handling includes auto-acknowledge, auto-retry, CRC-16, and a 32-bit IEEE 802.15.4 symbol counter.
Power management combines six software-selectable sleep modes with integrated voltage regulation (DVDD/AVDD generated internally), enabling sub-µA deep-sleep operation. The RF front-end features differential RFP/RFN ports, dedicated AVSS_RFP/AVSS_RFN grounds, and TX output power up to +3.5 dBm with spectrum side-lobe suppression.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | AVR 8-bit RISC with 135 instructions; most execute in single cycle for deterministic real-time control. |
| Flash / EEPROM / SRAM | 128 KB / 4 KB / 16 KB - sufficient for ZigBee Pro stack + application logic without external memory. |
| RF Data Rates | 250 kb/s, 500 kb/s, 1 Mb/s, 2 Mb/s - supports both legacy IEEE 802.15.4 and high-throughput RF4CE use cases. |
| RX Sensitivity | -100 dBm @ 250 kb/s - enables robust link budget in noisy industrial environments. |
| TX Output Power | +3.5 dBm maximum - extends range without external PA, reducing BOM cost and complexity. |
| Deep Sleep Current | <700 nA @ 25°C - allows multi-year battery life in sensor endpoints with periodic wake-up. |
| Operating Voltage | 1.8–3.6 V - compatible with primary lithium and rechargeable Li-ion/Li-Po batteries. |
| Temperature Range | -40°C to +125°C - qualified for industrial and automotive under-hood applications. |
Pinout & Package
ATMEGA128RFR2-ZF uses a 64-pad QFN package (RoHS-compliant, fully green) with exposed metal thermal pad connected internally to AVSS. Mechanical stability requires soldering or gluing this center pad to the PCB ground plane; leaving it unconnected risks mechanical detachment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFP / RFN | Differential RF I/O port | 100 Ω differential interface requiring balun for 50 Ω single-ended antenna connection. |
| AVSS_RFP / AVSS_RFN | Dedicated RF ground returns | Isolated analog grounds minimize coupling between digital noise and sensitive RF receiver path. |
| XTAL1 / XTAL2 | 16 MHz crystal oscillator terminals | Drive internal transceiver PLL; require low-parasitic layout and 12 pF load capacitors for frequency stability. |
| PG0 / PF2 / PF3 / PG1 / PG2 | DIGx alternate functions | Support antenna diversity switching and RX/TX indicator signaling in extended feature mode. |
| TST / CLKI | Test enable / external clock input | TST must be tied low if unused; CLKI allows external clock source instead of XTAL-based timing. |
| RSTN / RSTON | Active-low reset input / reset status output | RSTON asserts low during internal or external reset events - useful for system-level fault monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware-assisted MAC | Offloads IEEE 802.15.4 frame processing (SFD detection, CRC-16, auto-ACK/retry) from CPU, reducing latency and power. |
| AES-128 encryption engine | Dedicated hardware accelerator enables secure over-the-air updates and ZigBee Trust Center operations without CPU overhead. |
| True Random Number Generator | Meets NIST SP 800-90A requirements for cryptographic key generation in embedded wireless security protocols. |
| Multiple sleep modes | Deep Sleep (<700 nA), Power-save (asynchronous timer active), ADC Noise Reduction - optimized for sensor sampling duty cycles. |
| Integrated voltage regulators | DVDD and AVDD generated on-chip from DEVDD/EVDD inputs - eliminates need for external LDOs and simplifies power design. |
| 32-bit IEEE 802.15.4 symbol counter | Hardware-maintained timing reference synchronized to RF clock - essential for TSCH, beacon scheduling, and time-slotted protocols. |
Applications
| Smart Utility Metering | ZigBee Home Automation |
|---|---|
Use Scenario: Battery-powered gas/water meters transmitting consumption data hourly via mesh network to concentrator. IC Role / Device Role / Timing Role: Full Function Device (FFD) acting as cluster coordinator with AES-secured payload encryption and 32-bit symbol counter for time-synchronized reporting. Use Value: 128 KB Flash hosts full ZigBee SE 1.1 stack; deep-sleep current <700 nA enables >10-year battery life on CR123A cells. | Use Scenario: Wireless light switch controlling multiple LED fixtures through ZigBee Light Link profile. IC Role / Device Role / Timing Role: Reduced Function Device (RFD) endpoint with hardware MAC acceleration for low-latency button press response and frame retransmission. Use Value: Integrated transceiver eliminates external RF IC; 38 GPIO support multi-button matrix and status LEDs without external logic. |
| Industrial Sensor Network | WirelessHART Field Device |
Use Scenario: Temperature/humidity sensor node deployed in factory environment with mesh backhaul to gateway. IC Role / Device Role / Timing Role: Router node performing packet forwarding, AES-encrypted data aggregation, and time-stamped sensor logging using RTC. Use Value: -40°C to +125°C rating ensures reliability near motors/transformers; 16 KB SRAM buffers burst data during gateway outages. | Use Scenario: Pressure transmitter in hazardous area requiring intrinsic safety compliance and redundant communication paths. IC Role / Device Role / Timing Role: WirelessHART device leveraging hardware symbol counter and phase measurement for precise time-of-flight synchronization across mesh hops. Use Value: Hardware-assisted TSCH scheduling meets WirelessHART's strict 10 ms slot timing; AES engine satisfies IEC 62591 security mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2.4 GHz wireless microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATMEGA256RFR2-ZU | 256 KB Flash, 8 KB EEPROM, 32 KB SRAM - double memory capacity; identical pinout and RF specs. | Suitable for large ZigBee Pro coordinators requiring full network stack + OTA update image storage. | Select when application firmware exceeds 128 KB or requires dual-bank Flash for safe OTA updates. |
| CC2652R1F | ARM Cortex-M4F core, 352 KB Flash, integrated BLE 5.0 + IEEE 802.15.4; different architecture and pinout. | Targets multi-protocol designs (BLE + ZigBee) and higher computational loads like sensor fusion algorithms. | Choose for new designs needing ARM ecosystem tooling, Bluetooth coexistence, or >16 MIPS processing throughput. |
Compared with ATMEGA128RFR2-ZF, ATMEGA256RFR2-ZU offers memory headroom for complex routing stacks but shares identical RF performance and power profiles, while CC2652R1F provides multi-protocol flexibility and higher compute capability at the cost of increased design complexity and non-pin-compatible migration.
Availability
ATMEGA128RFR2-ZF is available at Aetrix Electronics and suitable for smart metering, industrial sensor networks, ZigBee home automation, and WirelessHART field devices requiring stable component supply across long product lifecycles.
Supply support for ATMEGA128RFR2-ZF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AVR wireless portfolio. The company specializes in microcontrollers, analog, FPGA, and connectivity solutions for industrial, automotive, and consumer markets.
The ATMEGA128RFR2-ZF belongs to Atmel's RFR2 family - designed specifically for ultra-low-power, standards-compliant 2.4 GHz mesh networking in resource-constrained embedded systems where integration, security, and battery longevity are critical.
FAQ
What is the maximum TX output power of the ATMEGA128RFR2-ZF?
The ATMEGA128RFR2-ZF achieves up to +3.5 dBm TX output power in its highest setting, measured at the RFP/RFN differential port. This value is specified under typical conditions (3.3 V supply, 25°C ambient) and enables reliable communication over 100+ meters in open-field conditions. The transceiver includes hardware-based spectrum side-lobe suppression to maintain FCC/ETSI spectral mask compliance without external filtering.
Does the ATMEGA128RFR2-ZF support AES encryption in hardware?
Yes, the ATMEGA128RFR2-ZF includes a dedicated AES-128 encryption engine compliant with FIPS PUB 197. It operates independently of the AVR CPU, allowing concurrent encryption/decryption of IEEE 802.15.4 MAC frames or application-layer payloads. The hardware module supports ECB, CBC, CFB, and OFB modes and interfaces directly with the DMA controller for zero-CPU-overhead secure communication.
What crystal frequencies are required for the ATMEGA128RFR2-ZF?
The ATMEGA128RFR2-ZF requires two crystals: a 16 MHz fundamental-mode crystal on XTAL1/XTAL2 for the RF transceiver PLL and a 32.768 kHz tuning-fork crystal on TOSC1/TOSC2 for the asynchronous timer and IEEE 802.15.4 symbol counter. Load capacitance must not exceed 15 pF for the 32.768 kHz crystal; 12 pF is recommended for the 16 MHz crystal to ensure ±20 ppm frequency accuracy across temperature.
How many GPIO pins does the ATMEGA128RFR2-ZF provide?
The ATMEGA128RFR2-ZF provides 38 programmable I/O lines across Ports B, D, E, F, and G. Port A and Port C are omitted per the RFR2 architecture, but all remaining ports retain original ATmega1281 register mapping for software compatibility. Each pin supports multiple alternate functions including USART, SPI, TWI, ADC, PWM, and RF-related signals like DIG1–DIG4 for antenna diversity control.
What is the deep-sleep current consumption of the ATMEGA128RFR2-ZF?
The ATMEGA128RFR2-ZF draws less than 700 nA in Deep Sleep mode at 25°C, with the watchdog timer, 32.768 kHz oscillator, and MAC symbol counter optionally enabled. This ultra-low leakage is achieved by disconnecting non-retentive digital blocks from the main supply while preserving critical timing and security state - enabling decade-long operation on standard coin-cell batteries in intermittent-sensing applications.
ATMEGA128RFR2-ZF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 64-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- Zigbee®
- Modulation:
- DSSS, O-QPSK
- Frequency:
- 2.4GHz
- Data Rate (Max):
- 2Mbps
- Power - Output:
- 3.5dBm
- Sensitivity:
- -100dBm
- Memory Size:
- 128kB Flash, 4kB EEPROM, 16kB SRAM
- Serial Interfaces:
- I2C, JTAG, SPI, USART
- GPIO:
- 35
- Voltage - Supply:
- 1.8V ~ 3.6V
- Current - Receiving:
- 5mA ~ 12.5mA
- Current - Transmitting:
- 8mA ~ 14.5mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-QFN (9x9)
ATMEGA128RFR2-ZF FAQ
1.How can I place an order for ATMEGA128RFR2-ZF through Aetrix?
Please submit a Request for Quotation (RFQ) for ATMEGA128RFR2-ZF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATMEGA128RFR2-ZF reliable?
The price and inventory of ATMEGA128RFR2-ZF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATMEGA128RFR2-ZF is usually 5 days.
3.What payment methods are accepted for ATMEGA128RFR2-ZF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATMEGA128RFR2-ZF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATMEGA128RFR2-ZF?
ATMEGA128RFR2-ZF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATMEGA128RFR2-ZF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATMEGA128RFR2-ZF?
For technical support, including ATMEGA128RFR2-ZF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATMEGA128RFR2-ZF requirements.
6.How does Aetrix verify that ATMEGA128RFR2-ZF is sourced from the original manufacturer or authorized distributors?
All ATMEGA128RFR2-ZF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATMEGA128RFR2-ZF meets industry standards.
7.What is the process for return or replacement of ATMEGA128RFR2-ZF?
All ATMEGA128RFR2-ZF units undergo pre-shipment inspection (PSI). If there is an issue with ATMEGA128RFR2-ZF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATMEGA128RFR2-ZF part is unused and in its original packaging.
Return procedure for ATMEGA128RFR2-ZF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATMEGA128RFR2-ZF Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

