Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Microchip Technology ATSAMA5D24C-CU

Part No.:
ATSAMA5D24C-CU
Manufacturer:
Microchip Technology
Category:
Microprocessors
Package:
256-TFBGA
Datasheet:
AetrixATSAMA5D24C-CU.pdf
Description:
IC MCU 32BIT EXT MEM 256TFBGA
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:512

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

ATSAMA5D24C-CU from Microchip Technology is an ultra-low-power Arm® Cortex®-A5 microprocessor unit (MPU) operating at up to 500 MHz, integrating a 128-Kbyte L2 cache, TrustZone® security, AES/SHA/TRNG crypto accelerators, and dual CAN-FD controllers. It supports DDR3L/LPDDR3 memory, 10/100 Ethernet with AVB and IEEE 1588 PTP, and is qualified for industrial temperature range (−40°C to +105°C). It serves as the main application processor in secure IoT gateways and industrial HMIs.

For engineers reviewing the ATSAMA5D24C-CU datasheet, ATSAMA5D24C-CU pinout, ATSAMA5D24C-CU application, or ATSAMA5D24C-CU equivalent, key selection criteria include its dual MCAN support with SRAM-based mailboxes, on-the-fly AES encryption for DDR/QSPI, 12-channel 12-bit ADC with resistive touchscreen capability, and 128 I/Os with eight peripheral multiplexing per pin - all critical for secure, low-power edge computing designs.

Technical Context

The ATSAMA5D24C-CU implements an Armv7-A architecture Cortex-A5 core with NEON™ SIMD engine and VFPv4 floating-point unit, enabling real-time multimedia and signal processing. Its multilayer bus architecture integrates two 16-channel XDMAC controllers and dedicated peripheral DMAs to sustain high-bandwidth data flows without CPU intervention.

Security is enforced via hardware-isolated TrustZone® regions, 5-Kbyte scrambled SRAM (1-Kbyte tamper-erasable), Integrity Check Monitor (ICM) with SHA256, and secure bootloader execution from masked ROM. Power management includes three software-selectable low-power modes - Idle, Ultra-Low-Power (ULP0/ULP1), and Backup - with partial asynchronous wake-up and DDR self-refresh support.

Key Specifications

Parameter Value and Actual Design Meaning
CPU Core Arm Cortex-A5 @ 500 MHz with NEON, VFPv4, MMU, and TrustZone® - enables Linux-capable real-time application processing with hardware-enforced memory isolation.
Memory Interface 32-bit DDR3L/LPDDR3 controller supporting up to 512 Mbytes - provides high-bandwidth external memory access with on-the-fly AES encryption/decryption path.
Crypto Acceleration AES-128/192/256, SHA-1/224/256/384/512, TDES, TRNG - offloads cryptographic operations from CPU, meeting FIPS PUB 197/180-2 compliance for secure boot and encrypted code execution.
Connectivity Peripherals Dual host/client CAN-FD (MCAN), 10/100 EMAC with IEEE 802.1AS timestamping and 802.1Qav traffic shaping, USB 2.0 HS device/host/HSIC - supports deterministic industrial networking and secure firmware updates.
Analog & Touch 12-channel 12-bit ADC with resistive touchscreen controller (PTC), 8×8 capacitive touch channels - enables integrated HMI with direct analog sensor interfacing and multi-touch gesture support.
Package & Temp Range 289-ball LFBGA (14×14 mm, 0.8 mm pitch), rated for −40°C to +105°C industrial operation - ensures mechanical robustness and thermal reliability in harsh embedded environments.
Power Management Ultra-low-power mode with fast wake-up, Backup mode with 5-Kbyte SRAM and SleepWalking™, nine wake-up pins - delivers sub-mW standby power while maintaining real-time responsiveness.

Pinout & Package

ATSAMA5D24C-CU is housed in a 289-ball Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package measuring 14 mm × 14 mm with 0.8 mm ball pitch and 1.4 mm thickness. The package supports 128 general-purpose I/Os, each configurable for up to eight peripheral functions including UART, SPI, TWI, CAN, QSPI, SDMMC, PWM, and ADC.

Pin/Terminal Circuit Role Design Meaning
PA0–PA31, PB0–PB31, PC0–PC31, PD0–PD31 Parallel I/O Controller (PIO) 128 programmable I/O lines with individual set/clear registers, pull-up/pull-down control, and Schmitt-trigger inputs - enables flexible peripheral mapping and noise-immune digital interfacing.
DDR_D[31:0], DDR_A[13:0], DDR_BA[2:0], DDR_CK/CLKN DDR3L/LPDDR3 Memory Interface 32-bit data bus, 14-bit address, 3-bit bank select, and differential clock outputs - supports high-speed, low-power SDRAM with DLL-off operation and calibration via DDR_CAL input.
CANRX0/CANTX0, CANRX1/CANTX1 MCAN Controller Interfaces Dual independent CAN-FD transceiver interfaces compliant with non-ISO CAN FD frame format - enables time-triggered and event-triggered transmission with SRAM-based mailboxes.
GTX0–GTX3, GRX0–GRX3, GMDC/GMDIO 10/100 Ethernet MAC (GMAC) Four-bit transmit/receive data paths plus MII management interface - supports IEEE 802.3az energy efficiency, AVB, and 1588 Precision Time Protocol with hardware timestamping.
AD0–AD11 Analog-to-Digital Converter Inputs 12 single-ended or 6 differential analog inputs with internal reference and resistive touchscreen support - allows direct connection of sensors, potentiometers, or touch panels without external signal conditioning.

Key Features

Feature Design Value
TrustZone®-enabled Secure Boot Bootloader executed from 64-Kbyte scrambled/maskable ROM with integrity check and tamper response - prevents unauthorized firmware execution and establishes root-of-trust at power-on.
On-the-fly Memory Encryption AESB module encrypts/decrypts DDR and QSPI memory accesses in real time - protects stored code and data without software overhead or performance penalty.
Dual MCAN with SRAM Mailboxes Two independent CAN-FD controllers with dedicated 8-Kbyte SRAM for message buffers and time-triggered scheduling - eliminates host CPU polling and enables deterministic automotive/industrial messaging.
Event System Hardware routing of peripheral events (e.g., ADC conversion complete → PWM trigger) without CPU involvement - reduces latency and power consumption in sensor-to-actuator workflows.
Low-Power Backup Mode RTC + wake-up logic active with 5-Kbyte SRAM retention and SleepWalking™ peripheral pre-processing - maintains real-time awareness and state while drawing <10 µA from backup supply.

Applications

Industrial IoT Gateway Secure Point-of-Sale Terminal

Use Scenario: Edge gateway aggregating Modbus, CAN, and Ethernet data from factory floor devices into cloud-connected protocols.

IC Role / Device Role / Timing Role: Main application processor executing Linux, managing dual CAN-FD fieldbus interfaces, and running TLS-secured MQTT over 10/100 Ethernet with IEEE 1588 time synchronization.

Use Value: Dual MCAN controllers with SRAM mailboxes enable concurrent protocol bridging; on-the-fly AES encryption secures firmware updates and payment data in transit and at rest.

Use Scenario: PCI-compliant retail terminal performing EMV chip card transactions, biometric verification, and receipt printing.

IC Role / Device Role / Timing Role: Trusted execution environment host with secure bootloader, tamper-detecting PIOBU pins, and hardware-accelerated SHA/AES for cryptographic signing and PIN block encryption.

Use Value: 5-Kbyte scrambled SRAM erases sensitive keys on intrusion; Integrity Check Monitor validates boot ROM and runtime code integrity against SHA256 hashes.

Human-Machine Interface (HMI) Smart Building Controller

Use Scenario: 7-inch capacitive touchscreen panel controlling HVAC, lighting, and access systems in commercial buildings.

IC Role / Device Role / Timing Role: Graphics-capable MPU driving 1024×768 RGB LCD via LCDC with alpha blending, while sampling 12-bit ADC sensors and managing 8×8 PTC touch overlay.

Use Value: Integrated LCD controller offloads composition tasks from CPU; resistive touchscreen support enables stylus input alongside capacitive gestures for hybrid UI flexibility.

Use Scenario: DIN-rail mounted controller monitoring temperature, humidity, CO₂, and door status across multiple zones with local decision logic.

IC Role / Device Role / Timing Role: Low-power application processor in Backup mode, waking periodically via RTC alarm or analog comparator (ACC) threshold crossing to sample sensors and log data to e.MMC.

Use Value: Ultra-low-power mode with fast wake-up (<100 µs) and SleepWalking™ peripheral pre-processing minimizes average current draw below 50 µA during extended monitoring intervals.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Arm Cortex-A5-based MPU applications.

Alternative Part Technical Difference Application Difference Selection Advice
ATSAMA5D27C-CU 256-ball TFBGA (8×8 mm), 105 I/Os, single CAN-FD, no ISC image sensor controller, lower DDR bandwidth (16-bit only). Suitable for cost-sensitive HMI or gateway designs without camera interface or dual-fieldbus requirements. Select when footprint size, BOM cost, or absence of image capture functionality are primary constraints.
i.MX6ULL Arm Cortex-A7 core @ 900 MHz, single Ethernet MAC, no TrustZone®-based secure boot ROM, separate PMIC required for DDR voltage sequencing. Better suited for Linux-based applications prioritizing raw CPU throughput over hardware security and ultra-low-power modes. Choose when higher single-thread performance is needed and external security co-processors or software-based crypto can compensate for missing on-die accelerators.

Compared with ATSAMA5D24C-CU, the ATSAMA5D27C-CU reduces package size and peripheral count but sacrifices dual CAN-FD and camera interface; i.MX6ULL offers higher clock speed but lacks integrated tamper detection, on-the-fly memory encryption, and industrial-grade low-power modes - making ATSAMA5D24C-CU uniquely suited for secure, battery-backed, fieldbus-rich edge nodes.

Availability

ATSAMA5D24C-CU is available at Aetrix Electronics and suitable for industrial IoT gateways, secure point-of-sale terminals, and human-machine interfaces requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature operation.

Supply support for ATSAMA5D24C-CU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology is a global semiconductor company delivering smart, connected, and secure embedded control solutions, with leadership in microcontrollers, analog, FPGA, and security ICs.

The SAMA5D2 product line is designed for secure, ultra-low-power Linux-capable applications in industrial automation, IoT edge nodes, and trusted embedded systems - combining Arm Cortex-A performance with hardware-enforced security and intelligent power management.

FAQ

What is the maximum operating frequency of the ATSAMA5D24C-CU?

The ATSAMA5D24C-CU operates at up to 500 MHz on its Arm Cortex-A5 core. This frequency is achievable under typical conditions with appropriate voltage scaling and thermal management. The device also includes a 600–1200 MHz system PLL and a dedicated 480 MHz USB PLL, both configurable via the PMC register set. ATSAMA5D24C-CU's performance is validated across the full industrial temperature range (−40°C to +105°C).

Does the ATSAMA5D24C-CU support CAN FD, and what are its limitations?

Yes, the ATSAMA5D24C-CU integrates two MCAN controllers supporting CAN FD with SRAM-based mailboxes and time/event-triggered transmission. However, it implements the non-ISO CAN FD frame format and does not pass the ISO 16845-1:2016 conformance test. ATSAMA5D24C-CU is intended for proprietary or vendor-specific CAN FD networks where strict ISO compliance is not required.

How does the ATSAMA5D24C-CU implement hardware security for secure boot?

The ATSAMA5D24C-CU executes a secure bootloader from a 64-Kbyte scrambled and maskable ROM, verified by the Integrity Check Monitor (ICM) using SHA256. Tamper detection triggers immediate erasure of 1-Kbyte nonerasable and 4-Kbyte erasable secure SRAM. ATSAMA5D24C-CU also enforces TrustZone®-based memory isolation and supports on-the-fly AES decryption of boot code stored in QSPI or DDR memory.

What memory types does the ATSAMA5D24C-CU support, and how is DDR voltage configured?

The ATSAMA5D24C-CU supports DDR2, DDR3, DDR3L, LPDDR1, LPDDR2, and LPDDR3 via its 32-bit DDR controller. DDR I/O voltage (VDDIODDR) is externally supplied and must match the selected memory type: 1.8 V for DDR2/LPDDR2, 1.35 V for DDR3L, or 1.2 V for LPDDR3. ATSAMA5D24C-CU references this voltage directly and requires proper sequencing - typically managed by recommended PMICs like MCP16502AA.

Is the ATSAMA5D24C-CU pin-compatible with other SAMA5D2 variants?

No, ATSAMA5D24C-CU is not pin-compatible with other SAMA5D2 family members. It uses the 289-ball LFBGA package, whereas SAMA5D22/27 use 256-ball TFBGA and SAMA5D21/23 use 196-ball TFBGA. Pin assignments differ across packages, and peripheral availability (e.g., dual CAN-FD, ISC, PTC channel count) varies by variant. ATSAMA5D24C-CU's pinout is unique to its LFBGA289 configuration and must be laid out using its specific signal mapping.

ATSAMA5D24C-CU Specifications

Product attributes
Attribute value
Manufacturer:
Microchip Technology
Package/Case:
256-TFBGA
Series:
SAMA5D2
Packaging:
Tray
Product Status:
Active
Core Processor:
ARM® Cortex®-A5
Number of Cores/Bus Width:
1 Core, 32-Bit
Speed:
500MHz
Co-Processors/DSP:
Multimedia; NEON™ MPE
RAM Controllers:
LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
Graphics Acceleration:
Yes
Display & Interface Controllers:
Keyboard, LCD, Touchscreen
Ethernet:
10/100Mbps (1)
SATA:
-
USB:
USB 2.0 + HSIC
Voltage - I/O:
3.3V
Operating Temperature:
-40°C ~ 85°C (TA)
Grade:
-
Qualification:
-
Security Features:
ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
Mounting Type:
Surface Mount
Supplier Device Package:
256-TFBGA (8x8)
Additional Interfaces:
I2C, SMC, SPI, UART, USART, QSPI

ATSAMA5D24C-CU FAQ

1.How can I place an order for ATSAMA5D24C-CU through Aetrix?

Please submit a Request for Quotation (RFQ) for ATSAMA5D24C-CU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ATSAMA5D24C-CU reliable?

The price and inventory of ATSAMA5D24C-CU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMA5D24C-CU is usually 5 days.

3.What payment methods are accepted for ATSAMA5D24C-CU?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMA5D24C-CU transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ATSAMA5D24C-CU?

ATSAMA5D24C-CU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ATSAMA5D24C-CU order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ATSAMA5D24C-CU?

For technical support, including ATSAMA5D24C-CU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMA5D24C-CU requirements.

6.How does Aetrix verify that ATSAMA5D24C-CU is sourced from the original manufacturer or authorized distributors?

All ATSAMA5D24C-CU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMA5D24C-CU meets industry standards.

7.What is the process for return or replacement of ATSAMA5D24C-CU?

All ATSAMA5D24C-CU units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMA5D24C-CU, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ATSAMA5D24C-CU part is unused and in its original packaging.

Return procedure for ATSAMA5D24C-CU:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

ATSAMA5D24C-CU Tags

  • ATSAMA5D24C-CU
  • ATSAMA5D24C-CU PDF
  • ATSAMA5D24C-CU Datasheet
  • ATSAMA5D24C-CU Specifications
  • ATSAMA5D24C-CU Images
  • Microchip Technology
  • Microchip Technology ATSAMA5D24C-CU
  • Buy ATSAMA5D24C-CU
  • ATSAMA5D24C-CU Price
  • ATSAMA5D24C-CU Distributor
  • ATSAMA5D24C-CU Supplier
  • ATSAMA5D24C-CU Wholesale
Related Products
AT91SAM9260B-CU-999
AT91SAM9260B-CU-999

Microchip Technology

AT91SAM9G25-CU
AT91SAM9G25-CU

Microchip Technology

ATSAMA5D27C-CU
ATSAMA5D27C-CU

Microchip Technology

AT91SAM9X35-CU
AT91SAM9X35-CU

Microchip Technology

AT91SAM9X25-CU
AT91SAM9X25-CU

Microchip Technology

MCIMX6Y2CVM08AB
MCIMX6Y2CVM08AB

NXP Semiconductors

AM3352BZCZ100
AM3352BZCZ100

Texas Instruments

AT91SAM9260B-CU
AT91SAM9260B-CU

Microchip Technology

AT91SAM9260B-QU
AT91SAM9260B-QU

Microchip Technology

ATSAMA5D31A-CU
ATSAMA5D31A-CU

Microchip Technology

AT91SAM9G20B-CU-999
AT91SAM9G20B-CU-999

Microchip Technology

MCIMX6Y2CVM05AB
MCIMX6Y2CVM05AB

NXP Semiconductors

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER