Microchip Technology ATSAMA5D26A-CNR
- Part No.:
- ATSAMA5D26A-CNR
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 289-LFBGA
- Datasheet:
-
ATSAMA5D26A-CNR.pdf
- Description:
- IC MPU SAMA5D2 500MHZ 289LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,007
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMA5D26A-CNR from Microchip Technology is an ultra-low-power Arm Cortex-A5 microprocessor unit (MPU) operating at up to 500 MHz, featuring dual CAN-FD controllers, 10/100 Ethernet MAC with IEEE 802.1AS timestamping, and hardware crypto acceleration (AES-256, SHA-512, TRNG). It integrates a 128-Kbyte configurable L2 cache, 12-channel 12-bit ADC with resistive touchscreen support, and supports DDR3L/LPDDR2/LPDDR3 memory for industrial HMI and secure IoT gateway applications.
For engineers reviewing the ATSAMA5D26A-CNR datasheet, ATSAMA5D26A-CNR pinout, ATSAMA5D26A-CNR application, or ATSAMA5D26A-CNR equivalent, key selection considerations include its dual MCAN controllers (non-ISO CAN FD), extended industrial temperature rating (−40°C to +105°C), TrustZone-enabled secure boot, and 289-ball LFBGA package with 128 I/Os supporting multiplexed FLEXCOM, QSPI, and SDMMC interfaces.
Technical Context
The ATSAMA5D26A-CNR implements an Armv7-A architecture Cortex-A5 core with NEON SIMD engine and floating-point unit, paired with a multilayer bus matrix and two 16-channel DMA controllers for zero-overhead peripheral data movement. Its security subsystem includes Arm TrustZone, 5-Kbyte scrambled SRAM with tamper response, and Integrity Check Monitor (ICM) for runtime memory integrity verification.
Power management features three software-selectable low-power modes: Idle (CPU halted, peripherals active), Ultra-Low-Power (ULP0/ULP1 with sub-1-kHz clocking and partial wake-up), and Backup mode with RTC and DDR self-refresh. The device uses two independent PLLs-one for system clock (600–1200 MHz), one optimized for USB HS (480 MHz)-and a digital fractional audio PLL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-A5, Armv7-A, up to 500 MHz - enables Linux-capable real-time embedded processing with NEON acceleration for multimedia and signal tasks. |
| Memory Interface | 32-bit DDR3L/LPDDR2/LPDDR3 controller supporting up to 512 Mbytes - provides high-bandwidth external memory access with on-the-fly AES encryption/decryption path. |
| Security Accelerators | AES-256/192/128, SHA-1/224/256/384/512, TDES, TRNG - offloads cryptographic operations to dedicated hardware, meeting FIPS PUB 197/180-2 compliance for secure boot and encrypted storage. |
| Connectivity Peripherals | Dual MCAN (non-ISO CAN FD), 10/100 EMAC with IEEE 802.1AS PTP, USB 2.0 HS Device + 2× Host/HSIC, 2× QSPI, 2× SDMMC - supports deterministic industrial networking, time-synchronized control, and high-speed flash expansion. |
| Analog & Human Interface | 12-channel 12-bit ADC with resistive touchscreen support, 8×8 PTC, LCD TFT controller (1024×768), ISC image sensor interface - enables integrated HMI with capacitive touch, display, and camera input without external co-processors. |
| Package & Environment | 289-ball LFBGA, 14×14 mm², 0.8 mm pitch, −40°C to +105°C operating range - qualified for extended industrial environments with full thermal derating and reliability validation. |
Pinout & Package
ATSAMA5D26A-CNR is housed in a 289-ball Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package measuring 14 mm × 14 mm with 0.8 mm ball pitch and 1.4 mm thickness. This package supports 128 fully programmable I/Os, each configurable for up to eight peripheral functions including UART, SPI, TWI, FLEXCOM, QSPI, SDMMC, CAN, GMAC, and USB transceivers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CANRX0 / CANTX0 | Controller Area Network Channel 0 Receive/Transmit | Dedicated differential pair for first MCAN controller; supports non-ISO CAN FD frame format with SRAM-based mailboxes and time-triggered transmission. |
| CANRX1 / CANTX1 | Controller Area Network Channel 1 Receive/Transmit | Second independent MCAN interface enabling dual-bus automotive or industrial fieldbus redundancy without software arbitration. |
| GTX0–GTX3 / GRX0–GRX3 | Ethernet MAC Transmit/Receive Data Lines | 4-bit parallel RMII interface for 10/100 Mbps operation; supports IEEE 802.1Qav traffic shaping and IEEE 1588 PTP timestamping via GMAC hardware registers. |
| DDR_D[31:0] / DDR_A[13:0] | DDR3L/LPDDR2/LPDDR3 Data and Address Bus | 32-bit data bus and 14-bit address bus with differential strobes (DDR_DQS/DQSN) - enables direct connection to DDR3L SDRAM with DLL-off configuration and self-refresh capability. |
| SDMMC0_DAT[7:0] / SDMMC0_CMD | e.MMC 4.51 / SD 3.0 Host Interface | 8-bit wide SD/MMC interface supporting e.MMC boot mode, high-speed data transfers, and card-detect/write-protect signaling for embedded storage. |
Key Features
| Feature | Design Value |
|---|---|
| Arm TrustZone Security | Hardware-enforced isolation between secure and non-secure worlds, enabling secure bootloader execution, protected key storage, and authenticated firmware updates. |
| On-the-fly Memory Encryption | AESB module encrypts/decrypts DDR and QSPI memory accesses in real time - prevents physical memory dumping while maintaining full CPU performance. |
| Event System | Peripheral-to-peripheral event routing without CPU intervention - reduces latency and power in sensor fusion, motor control, and real-time monitoring loops. |
| Low-Power Backup Mode | RTC + wake-up logic remain active with 5-Kbyte SRAM retention and SleepWalking™ peripheral pre-processing - enables sub-10 µA standby with fast (<100 µs) wake-up from UART, analog compare, or tamper events. |
| Secure Bootloader | ROM-resident bootloader validates signed images using SHA-256 and RSA-2048 before execution - ensures only authenticated code runs, mitigating supply-chain firmware injection attacks. |
Applications
| Industrial HMI Gateway | Secure IoT Edge Node |
|---|---|
Use Scenario: A factory-floor human-machine interface gateway consolidating Modbus RTU over RS-485, CANopen devices, and local Ethernet SCADA traffic into a unified TLS-secured MQTT stream to cloud. IC Role / Device Role / Timing Role: ATSAMA5D26A-CNR serves as the central Linux-running application processor, managing dual CAN-FD buses for legacy fieldbus bridging, GMAC for time-synchronized control packet forwarding, and hardware crypto engines for TLS offload. Use Value: Dual MCAN controllers eliminate external CAN bridge ICs; TrustZone isolates secure TLS stack from HMI UI; DDR3L interface enables 512 MB RAM for real-time database caching and edge analytics. |
Use Scenario: A battery-powered smart meter with tamper detection, encrypted firmware updates, and multi-sensor telemetry (temperature, voltage, current) transmitted via cellular LPWAN. IC Role / Device Role / Timing Role: ATSAMA5D26A-CNR acts as the secure root-of-trust MPU, executing verified firmware in TrustZone-protected memory, sampling analog sensors via 12-bit ADC, and triggering encrypted OTA updates using AES-256 and SHA-512 accelerators. Use Value: 5-Kbyte tamper-responsive SRAM stores cryptographic keys erased on intrusion; Backup mode maintains RTC and sensor logging at <10 µA; integrated TRNG feeds secure key generation without external entropy sources. |
| Medical Point-of-Care Display | Automotive Diagnostic Tool |
Use Scenario: A portable ultrasound assistant with capacitive touchscreen, HDMI output, and real-time image post-processing for clinical visualization. IC Role / Device Role / Timing Role: ATSAMA5D26A-CNR drives 1024×768 RGB LCD with alpha blending and rotation, processes raw sensor data via NEON-accelerated filters, and manages USB host for probe communication and device storage. Use Value: LCDC hardware overlays reduce GPU load; 128-Kbyte L2 cache improves image buffer throughput; 8×8 PTC enables intuitive gesture-based UI without external touch controller. |
Use Scenario: A handheld OBD-II and UDS diagnostic tool supporting CAN FD, DoIP over Ethernet, and secure ECU reprogramming for Tier-1 suppliers. IC Role / Device Role / Timing Role: ATSAMA5D26A-CNR functions as the protocol translation engine, running dual MCAN controllers for legacy CAN and CAN FD diagnostics, GMAC for DoIP packet handling, and secure boot to prevent unauthorized firmware flashing. Use Value: Non-ISO CAN FD implementation meets OEM-specific diagnostic timing requirements; IEEE 1588 PTP enables precise timestamping of diagnostic events; AESB encrypts flash updates during reprogramming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance, secure Arm Cortex-A5 MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMA5D27A-CNR | Same 289-ball LFBGA package, but adds environmental monitors (temperature/voltage/frequency), die shield, and 8 tamper pins vs. 6 on ATSAMA5D26A-CNR. | Required for applications needing active die-level intrusion detection and calibrated environmental sensing per IEC 62443 or UL 60730 Class B certification. | Select ATSAMA5D27A-CNR when tamper response must include environmental anomaly correlation or when extended safety diagnostics are mandated. |
| ATSAMA5D28A-CNR | Identical package and pinout, but includes AESB encryption for QSPI and DDR, plus enhanced integrity check monitor (ICM) with SHA-512 support not present in ATSAMA5D26A-CNR. | Suitable for systems requiring encrypted code execution from QSPI flash and stronger runtime memory integrity verification beyond SHA-256. | Choose ATSAMA5D28A-CNR for deployments where firmware authenticity and runtime memory protection exceed baseline SAMA5D26 requirements. |
Compared with ATSAMA5D26A-CNR, ATSAMA5D27A-CNR adds environmental monitoring and tamper pin count for enhanced physical security validation, while ATSAMA5D28A-CNR extends cryptographic assurance with QSPI encryption and SHA-512 ICM-making both alternatives more suitable for certified safety-critical or high-assurance deployments, whereas ATSAMA5D26A-CNR delivers optimal balance of performance, security, and cost for industrial gateways and secure edge nodes.
Availability
ATSAMA5D26A-CNR is available at Aetrix Electronics and suitable for industrial HMI gateways, secure IoT edge nodes, and medical point-of-care displays requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ATSAMA5D26A-CNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, FPGAs, and security solutions, serving industrial, automotive, and communications markets with vertically integrated silicon and development tools.
The SAMA5D2 series was designed specifically for secure, ultra-low-power Linux-capable embedded applications demanding industrial-grade reliability, hardware-enforced security, and rich peripheral integration-including dual CAN-FD, Ethernet AVB, and advanced graphics interfaces.
FAQ
What is the maximum operating frequency of the ATSAMA5D26A-CNR CPU core?
The ATSAMA5D26A-CNR features an Arm Cortex-A5 core rated for operation up to 500 MHz under typical conditions. This frequency is sustained with appropriate power delivery and thermal management, and is supported across the full −40°C to +105°C industrial temperature range. The device includes PLLs and clock monitoring circuitry to ensure stable operation at this speed, with dynamic voltage and frequency scaling capabilities managed through the Power Management Controller (PMC).
Does the ATSAMA5D26A-CNR support ISO-compliant CAN FD?
No, the ATSAMA5D26A-CNR implements MCAN controllers using the non-ISO CAN FD frame format and does not pass the CAN FD Conformance Test per ISO 16845-1:2016. It is intended for applications where vendor-specific or proprietary CAN FD extensions are acceptable, such as internal industrial networks or OEM diagnostic systems. For ISO-compliant CAN FD, external transceivers or alternative MPUs with ISO-certified controllers are required.
What memory types does the ATSAMA5D26A-CNR support for external storage?
The ATSAMA5D26A-CNR supports DDR2, DDR3, DDR3L, LPDDR1, LPDDR2, and LPDDR3 SDRAM via its 32-bit DDR controller, along with QSPI flash (up to 4-byte addressing), e.MMC 4.51 (via SDMMC0), SD 3.0, and 8-bit SLC/MLC NAND Flash with up to 32-bit PMECC correction. These interfaces enable flexible boot options, including QSPI XIP, e.MMC boot, and NAND with BCH ECC, all compatible with the ATSAMA5D26A-CNR's secure bootloader.
How many tamper detection pins does the ATSAMA5D26A-CNR have?
The ATSAMA5D26A-CNR provides six dedicated tamper detection pins (PIOBU0–PIOBU5) located in the backup domain. These pins support both static and dynamic intrusion detection, and trigger immediate erasure of 1 Kbyte of nonerasable and 4 Kbytes of erasable scrambled SRAM upon tamper event detection. This capability is integral to the device's secure boot and key storage architecture, and is validated for use in IEC 62443 and UL 60730 Class B safety applications.
Is the ATSAMA5D26A-CNR pin-compatible with other SAMA5D2 variants in the same package?
Yes, the ATSAMA5D26A-CNR in the 289-ball LFBGA package shares identical pinout and footprint with other SAMA5D2 family members offered in that package, including ATSAMA5D27A-CNR and ATSAMA5D28A-CNR. This allows direct hardware reuse across variants when upgrading security, environmental monitoring, or cryptographic features-provided PCB layout adheres to Microchip's recommended decoupling, signal integrity, and thermal guidelines for the LFBGA package.
ATSAMA5D26A-CNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 289-LFBGA
- Series:
- SAMA5D2
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A5
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 500MHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- Keyboard, LCD, Touchscreen
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + HSIC
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 289-LFBGA (14x14)
- Additional Interfaces:
- I2C, SMC, SPI, UART, USART, QSPI
ATSAMA5D26A-CNR FAQ
1.How can I place an order for ATSAMA5D26A-CNR through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMA5D26A-CNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMA5D26A-CNR reliable?
The price and inventory of ATSAMA5D26A-CNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMA5D26A-CNR is usually 5 days.
3.What payment methods are accepted for ATSAMA5D26A-CNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMA5D26A-CNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMA5D26A-CNR?
ATSAMA5D26A-CNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMA5D26A-CNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMA5D26A-CNR?
For technical support, including ATSAMA5D26A-CNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMA5D26A-CNR requirements.
6.How does Aetrix verify that ATSAMA5D26A-CNR is sourced from the original manufacturer or authorized distributors?
All ATSAMA5D26A-CNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMA5D26A-CNR meets industry standards.
7.What is the process for return or replacement of ATSAMA5D26A-CNR?
All ATSAMA5D26A-CNR units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMA5D26A-CNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMA5D26A-CNR part is unused and in its original packaging.
Return procedure for ATSAMA5D26A-CNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMA5D26A-CNR Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
