Microchip Technology ATSAMA5D26B-CN
- Part No.:
- ATSAMA5D26B-CN
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 289-LFBGA
- Datasheet:
-
ATSAMA5D26B-CN.pdf
- Description:
- IC MPU SAMA5D2 500MHZ 289LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,243
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMA5D26B-CN from Microchip Technology is an ultra-low-power Arm Cortex-A5-based microprocessor unit (MPU) operating at up to 500 MHz, integrating a 128-Kbyte configurable L2 cache, dual CAN-FD controllers, 10/100 Ethernet MAC with IEEE 1588 PTP support, and hardware crypto accelerators (AES-256, SHA-256, TRNG). It supports DDR2/DDR3L/LPDDR2/LPDDR3 memory and targets secure industrial HMI, IoT gateways, and point-of-sale terminals requiring real-time connectivity and tamper-resistant operation.
For engineers reviewing the ATSAMA5D26B-CN datasheet, ATSAMA5D26B-CN pinout, ATSAMA5D26B-CN application, or ATSAMA5D26B-CN equivalent, key selection criteria include its dual MCAN interface (non-ISO CAN FD), 128 I/Os with 8 tamper-detection pins, -40°C to +105°C extended temperature rating, TrustZone-enabled secure boot, and Linux-ready peripheral set including LCDC, ISC, and dual QSPI.
Technical Context
The ATSAMA5D26B-CN implements an Armv7-A architecture Cortex-A5 core with NEON SIMD engine and floating-point unit, paired with a multilayer bus matrix supporting concurrent high-bandwidth transfers across DDR, QSPI, NAND, and peripheral domains. Its security subsystem includes Arm TrustZone, 5-Kbyte scrambled SRAM with tamper erasure, Integrity Check Monitor (ICM), and on-the-fly AES encryption for DDR/QSPI memories.
Power management features three software-selectable low-power modes: Idle (CPU halted, peripherals active), Ultra-Low-Power (ULP0/ULP1 with sub-1-kHz clocking and partial wake-up), and Backup mode with RTC and DDR self-refresh. The device integrates two MCAN controllers with SRAM-based mailboxes, time-triggered transmission, and IEEE 802.1AS timestamping - all validated for extended industrial temperature operation (-40°C to +105°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-A5 @ 500 MHz with NEON, FPU, MMU, and TrustZone |
| Memory Interface | 32-bit DDR2/DDR3L/LPDDR2/LPDDR3 controller supporting up to 512 Mbytes with on-the-fly AES encryption |
| Security | Hardware AES-256/SHA-256/TRNG, 5-Kbyte tamper-erased SRAM, ICM, secure bootloader, and 8 tamper detection pins |
| Connectivity | Dual MCAN (non-ISO CAN FD), 10/100 EMAC with IEEE 1588 PTP, USB 2.0 HS Device + 2× Host/HSIC, dual QSPI, 2× SDMMC |
| User Interface | 24-bit RGB LCD TFT controller (1024×768), ITU-R BT.601/656/1120 Image Sensor Controller (ISC), 12-channel 12-bit ADC with touchscreen support |
| Package & Temp | 289-ball LFBGA (14×14 mm, 0.8 mm pitch), rated for -40°C to +105°C extended industrial temperature range |
| I/O Count | 128 fully multiplexed I/Os with up to 8 peripheral functions per pin and synchronous 32-bit parallel output capability |
Pinout & Package
ATSAMA5D26B-CN is housed in a 289-ball Low-Profile Fine-Pitch Ball Grid Array (LFBGA) package measuring 14 mm × 14 mm with 0.8 mm ball pitch and 1.4 mm thickness, optimized for thermal performance and high-density PCB layouts in industrial and embedded applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| XIN / XOUT | Main crystal oscillator input/output | Supports 8–24 MHz external crystal for system clock generation; failure detection enabled |
| XIN32 / XOUT32 | 32.768 kHz slow clock oscillator input/output | Feeds secure RTC and backup domain; frequency deviation monitoring per IEC 60730 Class B |
| PIOBU0–PIOBU7 | Tamper/wake-up inputs | Eight dedicated pins for static/dynamic intrusion detection; trigger SRAM erasure and security events |
| DDR_CK / DDR_CLKN | Differential DDR clock outputs | Drive DDR2/DDR3L/LPDDR2/LPDDR3 memory; require matched trace routing and termination |
| GMAC_GTX0–GTX3 / GRX0–GRX3 | Ethernet transmit/receive data lines | 10/100 Mbps RMII/MII interface with IEEE 1588 timestamping and AVB traffic shaping hardware |
| CANRX0/CANTX0, CANRX1/CANTX1 | Dual CAN-FD receive/transmit pairs | Non-ISO CAN FD frame format; SRAM-based mailboxes and time-triggered transmission supported |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled secure execution environment | Hardware-isolated secure world for bootloader, crypto keys, and sensitive firmware; prevents unauthorized access to memory/peripherals |
| On-the-fly memory encryption (AESB) | Real-time AES-128/192/256 decryption of code/data from DDR or QSPI without CPU overhead or latency penalty |
| Dual MCAN controllers with mailbox RAM | 256-byte SRAM per CAN controller enables flexible message filtering, prioritization, and time-triggered scheduling |
| Extended temperature qualification | Validated for continuous operation from -40°C to +105°C ambient, meeting industrial and transportation-grade reliability requirements |
| Low-power Backup mode with DDR self-refresh | Retains full DDR contents while reducing system power to ~100 µA; enables fast wake-up (<100 µs) with no DRAM reinitialization |
Applications
| Industrial HMI Terminal | Secure IoT Gateway |
|---|---|
Use Scenario: Ruggedized factory-floor display with capacitive touch, camera-based quality inspection, and real-time PLC communication. IC Role / Device Role / Timing Role: ATSAMA5D26B-CN serves as main application processor running Linux, driving 1024×768 RGB LCD via LCDC, capturing images via ISC, and exchanging data over dual CAN-FD and Ethernet. Use Value: Integrated TrustZone and tamper detection protect firmware integrity; dual CAN-FD enables deterministic fieldbus communication without external protocol translators. |
Use Scenario: Edge gateway aggregating sensor data from Modbus RTU, CAN, and BLE devices, then forwarding encrypted telemetry to cloud via TLS-over-Ethernet. IC Role / Device Role / Timing Role: ATSAMA5D26B-CN executes secure Linux stack, performs AES-256 encryption in hardware, timestamps packets using IEEE 1588 PTP, and manages multiple concurrent network interfaces. Use Value: On-the-fly DDR/QSPI encryption eliminates software crypto bottlenecks; 128 I/Os allow direct interfacing to diverse legacy industrial protocols. |
| Point-of-Sale (POS) System | Medical Data Logger |
Use Scenario: PCI-compliant retail terminal with contactless payment, receipt printing, and biometric authentication. IC Role / Device Role / Timing Role: ATSAMA5D26B-CN hosts secure payment OS, validates signatures via hardware TRNG and SHA-256, drives thermal printer via PWM, and isolates payment kernel using TrustZone. Use Value: 5-Kbyte tamper-erased SRAM stores cryptographic keys; secure bootloader prevents unauthorized firmware updates; extended temperature rating ensures reliability in uncontrolled retail environments. |
Use Scenario: Battery-powered patient monitor logging ECG, SpO₂, and temperature with local storage and wireless alerting. IC Role / Device Role / Timing Role: ATSAMA5D26B-CN acquires analog signals via 12-bit ADC with resistive touchscreen support, stores encrypted logs to e.MMC, and wakes on UART/ADC threshold events in ULP mode. Use Value: Ultra-low-power Backup mode preserves RAM and RTC during battery swap; integrated PMIC interface simplifies power sequencing for medical-grade battery management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance, secure MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMA5D27B-CN | Same 289-ball LFBGA package, but adds Peripheral Touch Controller (PTC) with 8×8 capacitive sensing and environmental monitors (temp/voltage/frequency) | Required for designs needing integrated touch HMI without external controller; not needed if touch handled externally or omitted | Select ATSAMA5D27B-CN when capacitive touch and die-level environmental monitoring are mandatory; otherwise ATSAMA5D26B-CN offers identical core functionality at lower cost |
| i.MX6ULL | Arm Cortex-A7 @ 900 MHz, single CAN, no TrustZone-enforced secure boot, no tamper pins, no on-the-fly memory encryption | Suitable for cost-sensitive Linux applications without stringent security or industrial temperature requirements | Choose i.MX6ULL only for non-secure, commercial-temp designs where crypto acceleration and physical attack resistance are unnecessary |
Compared with ATSAMA5D26B-CN, ATSAMA5D27B-CN adds production-ready touch and environmental sensing capabilities, while i.MX6ULL trades security depth and industrial robustness for higher raw CPU throughput and broader ecosystem tooling - making ATSAMA5D26B-CN optimal for certified secure industrial endpoints.
Availability
ATSAMA5D26B-CN is available at Aetrix Electronics and suitable for industrial HMI, secure IoT gateways, and point-of-sale terminals requiring stable component supply, long-term lifecycle assurance, and guaranteed extended temperature availability.
Supply support for ATSAMA5D26B-CN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company delivering smart, connected, and secure embedded control solutions with emphasis on reliability, longevity, and trust.
The SAMA5D2 product line was designed specifically for secure, ultra-low-power industrial and IoT edge applications demanding Arm Cortex-A performance with hardware-enforced safety, cryptography, and extended temperature resilience - embodied in the ATSAMA5D26B-CN.
FAQ
What is the maximum operating frequency of the ATSAMA5D26B-CN?
The ATSAMA5D26B-CN operates at up to 500 MHz on its Arm Cortex-A5 core. This frequency is sustained under typical conditions with appropriate thermal management and voltage regulation. The device also includes a 128-Kbyte configurable L2 cache and 32-Kbyte L1 instruction/data caches to maintain performance efficiency at this clock rate. ATSAMA5D26B-CN's system bus runs up to 166 MHz, and its DDR controller supports high-bandwidth memory access independent of CPU frequency scaling.
Does the ATSAMA5D26B-CN support CAN FD, and what are its limitations?
Yes, the ATSAMA5D26B-CN integrates two MCAN controllers supporting CAN FD with SRAM-based mailboxes and time/event-triggered transmission. However, it implements the non-ISO CAN FD frame format and does not pass the ISO 16845-1:2016 CAN FD Conformance Test. ATSAMA5D26B-CN is suitable for proprietary or vendor-specific CAN FD networks but may require protocol adaptation for strict ISO-compliant deployments.
What security features are implemented in hardware on the ATSAMA5D26B-CN?
The ATSAMA5D26B-CN includes hardware-based security features: Arm TrustZone for secure world isolation, 5-Kbyte scrambled SRAM with tamper-erasure (1 KB nonerasable, 4 KB erasable), Integrity Check Monitor (ICM) using SHA-256, on-the-fly AES-128/192/256 encryption for DDR/QSPI, secure bootloader, and eight dedicated tamper detection pins (PIOBU0–PIOBU7). ATSAMA5D26B-CN also supports FIPS PUB 140-2/140-3 compliant TRNG and SHA/AES engines.
Which memory types does the ATSAMA5D26B-CN support, and what is the maximum capacity?
The ATSAMA5D26B-CN supports DDR2, DDR3L, LPDDR1, LPDDR2, and LPDDR3 memory via its 32-bit DDR controller, with maximum addressable capacity of 512 Mbytes across 8 banks. It also supports QSPI flash (single/dual/quad mode), e.MMC 4.51 (SDMMC0), SD 3.0, and 8-bit SLC/MLC NAND with up to 32-bit BCH ECC. ATSAMA5D26B-CN's memory controller includes hardware scrambling and on-the-fly AES decryption for secure code execution from external memory.
Is the ATSAMA5D26B-CN qualified for extended industrial temperature operation?
Yes, the ATSAMA5D26B-CN is qualified for extended industrial temperature operation from -40°C to +105°C ambient. This rating applies to the full feature set including dual MCAN, Ethernet, DDR interface, and security peripherals. The device includes internal temperature and voltage monitors, crystal oscillator failure detection, and IEC 60730 Class B–compliant safety features - all validated across the full temperature range. ATSAMA5D26B-CN's LFBGA package and thermal design ensure reliable operation in harsh environments.
ATSAMA5D26B-CN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 289-LFBGA
- Series:
- SAMA5D2
- Packaging:
- Tray
- Product Status:
- Obsolete
- Core Processor:
- ARM® Cortex®-A5
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 500MHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- Keyboard, LCD, Touchscreen
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + HSIC
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 289-LFBGA (14x14)
- Additional Interfaces:
- I2C, SMC, SPI, UART, USART, QSPI
ATSAMA5D26B-CN FAQ
1.How can I place an order for ATSAMA5D26B-CN through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMA5D26B-CN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMA5D26B-CN reliable?
The price and inventory of ATSAMA5D26B-CN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMA5D26B-CN is usually 5 days.
3.What payment methods are accepted for ATSAMA5D26B-CN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMA5D26B-CN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMA5D26B-CN?
ATSAMA5D26B-CN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMA5D26B-CN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMA5D26B-CN?
For technical support, including ATSAMA5D26B-CN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMA5D26B-CN requirements.
6.How does Aetrix verify that ATSAMA5D26B-CN is sourced from the original manufacturer or authorized distributors?
All ATSAMA5D26B-CN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMA5D26B-CN meets industry standards.
7.What is the process for return or replacement of ATSAMA5D26B-CN?
All ATSAMA5D26B-CN units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMA5D26B-CN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMA5D26B-CN part is unused and in its original packaging.
Return procedure for ATSAMA5D26B-CN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMA5D26B-CN Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
