Microchip Technology ATSAMA5D27B-CU
- Part No.:
- ATSAMA5D27B-CU
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 289-LFBGA
- Datasheet:
-
ATSAMA5D27B-CU.pdf
- Description:
- IC MPU SAMA5D2 500MHZ 289LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMA5D27B-CU from Microchip Technology is an ultra-low-power Arm Cortex-A5-based microprocessor unit (MPU) operating at up to 500 MHz, featuring dual CAN-FD controllers, 10/100 Ethernet MAC with AVB and IEEE 1588 support, USB high-speed host/device/HSIC interfaces, and hardware crypto acceleration (AES-256, SHA-512, TRNG). It integrates a 12-channel 12-bit ADC with resistive touchscreen capability and supports DDR3L/LPDDR2/LPDDR3 memory for industrial HMI and secure IoT gateway applications.
For engineers reviewing the ATSAMA5D27B-CU datasheet, ATSAMA5D27B-CU pinout, ATSAMA5D27B-CU application, or ATSAMA5D27B-CU equivalent, this page delivers verified technical context, validated package mapping (289-ball LFBGA), confirmed low-power modes (ULP0/ULP1/Backup), real-world security features (TrustZone, tamper detection, on-the-fly AESB), and precise peripheral configuration per SAMA5D27 variant.
Technical Context
The ATSAMA5D27B-CU implements Armv7-A architecture with TrustZone-enabled memory isolation, NEON SIMD engine, and floating-point unit (FPU) for deterministic multimedia and signal processing. Its multilayer bus architecture routes 2 × 16-channel DMA controllers to offload data movement from the CPU core.
It integrates two MCAN controllers compliant with non-ISO CAN FD frame format (not ISO 16845-1:2016 conformant), a GMAC with IEEE 802.1AS timestamping and credit-based traffic shaping (IEEE 802.1Qav), and a configurable 128-Kbyte L2 cache usable as internal SRAM or cache-enabling deterministic real-time response in safety-critical edge nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-A5 @ 500 MHz with NEON, FPU, MMU, and TrustZone for secure OS partitioning |
| Memory Support | DDR3L/LPDDR2/LPDDR3 up to 512 MB via 32-bit DDR controller with on-the-fly AESB encryption |
| Security | Hardware AES-256/SHA-512/TRNG; 5 KB scrambled SRAM with tamper erasure; 8 tamper pins; Integrity Check Monitor (ICM) |
| Connectivity | Dual MCAN (non-ISO CAN FD); 10/100 EMAC with AVB, PTP, and traffic shaping; USB HS host/device/HSIC |
| Analog & Touch | 12-channel 12-bit ADC with resistive touchscreen interface; Peripheral Touch Controller (8×8 capacitive) |
| Low-Power Modes | ULP0 (512 Hz clocked peripherals), ULP1 (full clock stop), Backup (RTC + DDR self-refresh) |
| Package | 289-ball LFBGA, 14×14 mm², 0.8 mm pitch, 1.4 mm thickness - qualified for −40°C to +105°C operation |
Pinout & Package
ATSAMA5D27B-CU is housed in a 289-ball LFBGA package (14×14 mm², 0.8 mm pitch), supporting industrial temperature range (−40°C to +105°C) and featuring 128 I/Os with up to eight peripheral functions per pin. Pin assignments follow the SAMA5D27-specific signal mapping defined in DS60001476H, including dedicated DDR3L/LPDDR3 interface signals (DDR_D[31:0], DDR_A[13:0], DDR_CK/CLKN), dual CANRX/CANTX pairs, and GMAC PHY interface (GTX0–GTX3, GRX0–GRX3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DDR_D[31:0] | DDR Data Bus | 32-bit bidirectional data path for DDR3L/LPDDR3 memory; supports 512 MB addressing with ECC-capable controller |
| CANRX0 / CANTX0 CANRX1 / CANTX1 | CAN Physical Interface | Dual independent MCAN transceiver inputs/outputs; non-ISO CAN FD frame format only |
| GTX0–GTX3 / GRX0–GRX3 | GMAC PHY Interface | 4-bit transmit/receive data lanes for 10/100 Ethernet; requires external PHY for MII/RMII |
| AD0–AD11 | Analog Input | 12 single-ended or 6 differential analog inputs; integrated resistive touch controller with X/Y line scanning |
| PIOBU0–PIOBU7 | Tamper/Wake-up Input | Eight dedicated inputs for static/dynamic intrusion detection or asynchronous wake-up from ULP/Backup modes |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot Architecture | Scrambled 64-Kbyte ROM bootloader with fuse-controlled JTAG disable and BMS protection; enables authenticated firmware launch |
| Event System | Hardware event routing between peripherals (e.g., ADC trigger → PWM update) without CPU intervention in Active/Idle modes |
| Audio Subsystem | Two I2SC + two SSC + stereo Class D amplifier + PDMIC; supports multi-mic far-field audio capture and playback |
| Image Processing | ITU-R BT.601/656/1120 Image Sensor Controller (ISC) with 12-bit parallel interface for up to 5-Mpixel sensors |
| Display Interface | 24-bit RGB LCD TFT controller (LCDC) supporting 1024×768 resolution with alpha blending, rotation, and four overlays |
Applications
| Industrial HMI Terminal | Secure IoT Gateway |
|---|---|
Use Scenario: Rugged panel PC for factory floor control with touch interface, local video display, and fieldbus connectivity. IC Role / Device Role / Timing Role: Main application processor running Linux with real-time UI rendering, CAN FD machine control, and Ethernet AVB for synchronized motion control. Use Value: Dual CAN-FD and IEEE 1588 PTP enable deterministic communication across PLCs and drives; TrustZone isolates HMI OS from control firmware. |
Use Scenario: Edge gateway aggregating sensor data from Modbus RTU, CAN, and BLE devices before TLS-encrypted cloud upload. IC Role / Device Role / Timing Role: Secure application host managing encrypted data pipelines, hardware-accelerated TLS handshake, and tamper-evident logging. Use Value: On-the-fly AESB encryption of DDR/QSPI protects stored keys and payloads; 5 KB tamper SRAM stores ephemeral secrets erased on intrusion. |
| Medical Point-of-Care Device | Smart Energy Metering Hub |
Use Scenario: Portable diagnostic device with capacitive touch UI, image sensor input, and audio feedback via Class D amplifier. IC Role / Device Role / Timing Role: Application processor executing FDA-compliant software stack with hardware-enforced memory separation and runtime integrity checks. Use Value: IEC 60730 Class B–ready peripherals (clock monitoring, ADC plausibility check, watchdog) reduce certification effort; ISC enables direct camera integration. |
Use Scenario: DIN-rail mounted metering hub collecting AMI data via RS-485, M-Bus, and PLC while maintaining secure time sync. IC Role / Device Role / Timing Role: Time-critical data concentrator using IEEE 802.1AS timestamping for phase-aligned sampling across distributed meters. Use Value: Hardware PTP timestamping in GMAC eliminates software jitter; RTC with intrusion timestamping meets DLMS/COSEM security requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMA5D26B-CU | 196-ball TFBGA, 105 I/Os, single CAN, no ISC, no PTC, 128 KB L2 cache only (no SRAM mode) | Lacks image sensor interface and capacitive touch; lower I/O count limits multi-peripheral expansion | Select when cost-sensitive designs omit camera/touch and require smaller footprint. |
| i.MX6ULL | Arm Cortex-A7 @ 900 MHz, no TrustZone isolation, no hardware AESB, no tamper pins, 10/100 EMAC only (no AVB/PTP) | No native secure boot or runtime memory encryption; requires external security IC for comparable assurance | Select for Linux-based applications prioritizing raw CPU throughput over hardware security and deterministic timing. |
Compared with ATSAMA5D26B-CU, the ATSAMA5D27B-CU adds dual CAN-FD, ISC, PTC, and tamper resilience-making it superior for secure, vision-enabled industrial gateways. Against i.MX6ULL, it delivers certified TrustZone, on-die crypto acceleration, and IEEE 1588 hardware timestamping essential for time-sensitive industrial protocols.
Availability
ATSAMA5D27B-CU is available at Aetrix Electronics and suitable for industrial HMI terminals, secure IoT gateways, medical point-of-care devices, smart energy metering hubs, and automotive telematics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ATSAMA5D27B-CU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a global semiconductor company delivering scalable, secure, and power-efficient embedded solutions for industrial, automotive, and IoT markets.
The SAMA5D2 product line targets high-assurance embedded applications demanding Arm Cortex-A performance with hardware-enforced security, ultra-low-power operation, and rich peripheral integration for human-machine interface and edge intelligence.
FAQ
What is the maximum operating frequency of the ATSAMA5D27B-CU?
The ATSAMA5D27B-CU operates at up to 500 MHz on its Arm Cortex-A5 core. This frequency is sustained under typical thermal conditions with appropriate DDR3L/LPDDR3 memory timing and voltage regulation. The device also includes a 600–1200 MHz system PLL and a dedicated 480 MHz USB PLL to maintain peripheral timing integrity at full CPU speed. ATSAMA5D27B-CU's frequency scaling is managed through the PMC module and supported by Linux cpufreq drivers.
Does the ATSAMA5D27B-CU support ISO 16845-1:2016 CAN FD conformance testing?
No, the ATSAMA5D27B-CU implements MCAN controllers using the non-ISO CAN FD frame format and does not pass the CAN FD Conformance Test per ISO 16845-1:2016. Its MCAN modules support time- and event-triggered transmission with SRAM-based mailboxes but are intended for proprietary or vendor-specific CAN FD networks-not interoperable automotive ECUs requiring ISO compliance. ATSAMA5D27B-CU documentation explicitly warns against assuming ISO conformance.
What memory types does the ATSAMA5D27B-CU support natively?
The ATSAMA5D27B-CU natively supports DDR3L, LPDDR2, LPDDR3, QSPI Flash, e.MMC 4.51, NAND Flash (with up to 32-bit PMECC), and internal 128-Kbyte L2 cache configurable as SRAM. Its DDR controller supports 32-bit data width and "on-the-fly" AESB encryption/decryption for DDR and QSPI memories. ATSAMA5D27B-CU does not support DDR4 or LPDDR4, and DDR2 operation requires DLL-off configuration per DS60001476H.
How many tamper detection pins does the ATSAMA5D27B-CU provide?
The ATSAMA5D27B-CU provides eight dedicated tamper detection pins (PIOBU0–PIOBU7), supporting both static and dynamic intrusion detection. Upon tamper event, 1 KB of secure SRAM becomes nonerasable and 4 KB is erased, while the RTC logs the timestamp. These pins are electrically isolated in Backup mode and can wake the device from ULP1 or Backup states. ATSAMA5D27B-CU's tamper architecture is documented in the SAMA5D2 External Tamper Protections application note.
Is the ATSAMA5D27B-CU qualified for extended industrial temperature operation?
Yes, the ATSAMA5D27B-CU is qualified for extended industrial temperature operation from −40°C to +105°C ambient. This rating applies specifically to the 289-ball LFBGA package variant and is validated per Microchip's qualification standards. The device includes internal temperature monitoring, voltage/frequency monitors, and active die shield (on select versions) to sustain reliability across this range. ATSAMA5D27B-CU's thermal design guidance is detailed in the SAMA5D2 Thermal Design Guide.
ATSAMA5D27B-CU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 289-LFBGA
- Series:
- SAMA5D2
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Core Processor:
- ARM® Cortex®-A5
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 500MHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- Keyboard, LCD, Touchscreen
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + HSIC
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 289-LFBGA (14x14)
- Additional Interfaces:
- I2C, SMC, SPI, UART, USART, QSPI
ATSAMA5D27B-CU FAQ
1.How can I place an order for ATSAMA5D27B-CU through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMA5D27B-CU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMA5D27B-CU reliable?
The price and inventory of ATSAMA5D27B-CU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMA5D27B-CU is usually 5 days.
3.What payment methods are accepted for ATSAMA5D27B-CU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMA5D27B-CU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMA5D27B-CU?
ATSAMA5D27B-CU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMA5D27B-CU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMA5D27B-CU?
For technical support, including ATSAMA5D27B-CU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMA5D27B-CU requirements.
6.How does Aetrix verify that ATSAMA5D27B-CU is sourced from the original manufacturer or authorized distributors?
All ATSAMA5D27B-CU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMA5D27B-CU meets industry standards.
7.What is the process for return or replacement of ATSAMA5D27B-CU?
All ATSAMA5D27B-CU units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMA5D27B-CU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMA5D27B-CU part is unused and in its original packaging.
Return procedure for ATSAMA5D27B-CU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMA5D27B-CU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
