Microchip Technology ATSAMA5D27C-D5M-CU
- Part No.:
- ATSAMA5D27C-D5M-CU
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 289-LFBGA
- Datasheet:
-
ATSAMA5D27C-D5M-CU.pdf
- Description:
- IC MPU SAMA5D2 500MHZ 289LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMA5D27C-D5M-CU from Microchip Technology is a System-in-Package (SiP) MPU integrating an Arm® Cortex®-A5 core (up to 500 MHz), TrustZone® security, NEON™ engine, and 1 Gbit DDR2-SDRAM in a single TFBGA289 package. It delivers high-performance Linux-capable processing with integrated memory, reduced PCB layer count, and EMI-optimized routing for industrial HMI and edge gateway applications.
For engineers reviewing the ATSAMA5D27C-D5M-CU datasheet, ATSAMA5D27C-D5M-CU pinout, ATSAMA5D27C-D5M-CU application, or ATSAMA5D27C-D5M-CU equivalent, key selection criteria include DDR2-SDRAM integration, 128 I/Os with multiplexed peripherals, LPDDR2/DDR2 memory controller support, secure boot capability, and 32-bit DDR multiport controller with on-the-fly AES encryption.
Technical Context
The ATSAMA5D27C-D5M-CU implements a dual-bus DDR2-SDRAM controller supporting Winbond W971GG6SB25I (1 Gbit, 1.8 V, CL=3, BL=8) with SSTL_18 interface and DLL-aligned DQS timing. Its memory subsystem includes 32-Kbyte L1 instruction/data caches, 128-Kbyte configurable L2 cache, and 128-Kbyte scrambled internal SRAM - all co-packaged with the MPU die to eliminate external trace routing.
It features two independent PLLs (600–1200 MHz system PLL, 480 MHz USB PLL), digital fractional audio PLL, and low-power oscillators (12 MHz RC, 32.768 kHz). Power management supports Ultra-Low-Power mode with fast wake-up, Low-Power Backup mode with 5-Kbyte SRAM, and Extended Backup mode with DDR2 in Self-Refresh - enabling battery-backed operation in remote sensing nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-A5 @ up to 500 MHz, ARMv7-A architecture with TrustZone and NEON media engine |
| Integrated Memory | 1 Gbit DDR2-SDRAM (Winbond W971GG6SB25I), TFBGA289 package, 1.8 V supply |
| Memory Controller | 16-bit DDR2 controller with CAS Latency 3, Burst Length 8, SSTL_18 interface, on-the-fly AESB encryption |
| I/O Count | 128 fully programmable I/Os with up to 8 peripheral functions per pin and synchronous 32-bit PIO output |
| Security Features | Secure Boot Loader, 5 Kbyte tamper-responsive SRAM, SHA256 ICM, AES-256/192/128, TRNG compliant with NIST SP 800-22 |
| Operating Temp | -40°C to +85°C ambient, qualified for industrial environments with thermal monitoring and POR cells |
| Peripherals | GMAC Ethernet, dual CAN-FD (MCAN), LCD TFT controller (1024×768), ISC image sensor interface, SDMMC0/1, QSPI ×2, FLEXCOM ×5 |
Pinout & Package
ATSAMA5D27C-D5M-CU uses a 289-ball TFBGA package (14 mm × 14 mm, 0.8 mm pitch) with power rails including VDDSDMMC, VDDIOP0, VDDIOP1, and DDRM_VDD/VDDL/VDDQ. Ballout is identical to other SAMA5D27 DDR2 variants (e.g., ATSAMA5D27C-D1G).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDSDMMC | Power supply for SDMMC interface | 1.8 V rail dedicated to SD/MMC host controllers; decoupling required per DS60001484D §8.2 |
| DDRM_VDD | Main DDR2 memory supply | 1.8 V ±0.1 V for DDR2 core logic; must be sequenced before DDRM_VDDQ per power sequence requirements |
| DDRM_VDDQ | I/O supply for DDR2 data bus | 1.8 V ±0.1 V for DQ/DQS lines; matched impedance routing critical for signal integrity at 400 MT/s |
| CLK / CLKN | Differential DDR2 clock inputs | LVDS-compatible differential pair; requires 100 Ω termination and strict length matching (<5 mil skew) |
| DQS / DQSN | Differential data strobes | Edge-aligned with read data, center-aligned with write data; DLL-aligned to CLK/CLKN for timing closure |
Key Features
| Feature | Design Value |
|---|---|
| Integrated DDR2 SiP architecture | Eliminates 100+ external DDR2 routing traces, reduces PCB layers by 2–4, improves EMI robustness and signal integrity |
| On-the-fly AESB encryption | Hardware-accelerated AES-128/192/256 applied transparently to DDR2 reads/writes - no software overhead or latency penalty |
| Secure Boot with ROM bootloader | 64-Kbyte scrambled maskable ROM contains verified first-stage bootloader; prevents unauthorized firmware execution at power-on |
| Low-power backup modes | Retains 5-Kbyte SRAM and RTC in <10 µA mode; enables rapid wake-up (<100 µs) from tamper or UART events |
| Multiport DDR controller | Supports concurrent access from CPU, DMA, LCD, and ISC - avoids memory arbitration bottlenecks in multimedia applications |
Applications
| Industrial HMI Terminal | Edge Gateway Controller |
|---|---|
Use Scenario: Touch-enabled factory floor display with real-time PLC communication and local data logging. IC Role / Device Role / Timing Role: Main application processor running Linux with integrated DDR2, driving 1024×768 RGB LCD and handling CAN-FD/EMAC protocols. Use Value: Eliminates external DDR2 layout complexity and reduces BOM count by 12+ components while maintaining deterministic display refresh timing via dedicated LCD PWM and PCK outputs. | Use Scenario: Secure protocol translator aggregating Modbus RTU, CAN, and Ethernet traffic for cloud upload in smart grid infrastructure. IC Role / Device Role / Timing Role: Trusted execution environment with hardware crypto acceleration, isolated secure boot, and dual-network interface (GMAC + MCAN). Use Value: AESB encryption secures DDR-stored telemetry before transmission; SHA256 ICM validates firmware integrity during OTA updates without CPU intervention. |
| Medical Imaging Sensor Node | Automated Retail Kiosk |
Use Scenario: Portable ultrasound probe with raw Bayer image capture, real-time edge processing, and battery-backed operation. IC Role / Device Role / Timing Role: Image Sensor Controller (ISC) master with 12-bit parallel interface, feeding processed frames to DDR2-resident buffers for compression. Use Value: Integrated DDR2 enables zero-wait-state frame buffering at 5 Mpixel resolution; LPDDR2/DDR2 self-refresh extends battery life during idle periods without DRAM controller reinitialization. | Use Scenario: Self-service checkout terminal with capacitive touchscreen, barcode scanner, and receipt printer over USB. IC Role / Device Role / Timing Role: Application host running Yocto Linux with PTC (64-channel touch), USB host/device ports, and SDMMC-based storage. Use Value: 128 I/Os support simultaneous peripheral control (PTC, USB PHY, GPIO-driven printers); internal 128-Kbyte SRAM ensures fast boot and UI responsiveness without external PSRAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MPU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMA5D28C-D1G-CU | TFBGA361 package with 1 Gbit LPDDR2 (not DDR2); adds environmental monitors and die shield | Targeted at higher-security applications requiring temperature/voltage tamper detection and extended backup modes | Select when LPDDR2 power efficiency and advanced tamper protection outweigh DDR2 compatibility and smaller footprint |
| ATSAMA5D27C-LD2G-CU | TFBGA361 package with 2 Gbit LPDDR2; same core but different memory type, voltage, and ballout | Suitable for Linux-based applications needing >1 Gbyte RAM capacity and lower active power consumption | Choose for memory-intensive workloads where DDR2 bandwidth is insufficient and board space allows larger package |
Compared with ATSAMA5D27C-D5M-CU, the D28C-D1G offers enhanced physical security at the cost of larger footprint and LPDDR2-only compatibility, while LD2G-CU provides double memory capacity but requires full PCB redesign due to non-pin-compatible TFBGA361 ballout.
Availability
ATSAMA5D27C-D5M-CU is available at Aetrix Electronics and suitable for industrial HMI terminals, edge gateways, medical imaging sensors, and automated retail kiosks requiring stable component supply, long-term lifecycle support, and qualified industrial temperature operation.
Supply support for ATSAMA5D27C-D5M-CU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and connectivity solutions, with a focus on reliability, security, and long-term product availability for industrial and automotive markets.
The SAMA5D2 SIP product line integrates Arm Cortex-A5 MPUs with DDR/LPDDR2 memory to simplify high-performance embedded Linux designs - targeting applications demanding security, low power, and reduced PCB complexity in space-constrained industrial systems.
FAQ
What is the memory configuration of the ATSAMA5D27C-D5M-CU?
The ATSAMA5D27C-D5M-CU integrates a 1 Gbit DDR2-SDRAM (Winbond W971GG6SB25I) co-packaged with the SAMA5D27 MPU die in a single TFBGA289 package. It does not include LPDDR2 memory. The DDR2 operates at 1.8 V with CAS Latency 3 and Burst Length 8, interfaced via a dedicated 16-bit multiport controller supporting on-the-fly AES encryption.
Is the ATSAMA5D27C-D5M-CU pin-compatible with other SAMA5D2 SIP variants?
No, the ATSAMA5D27C-D5M-CU is not pin-compatible with LPDDR2-based SAMA5D2 SIPs (e.g., ATSAMA5D27C-LD2G-CU) due to differing TFBGA packages (289-ball vs. 361-ball) and incompatible power domains (DDRM_VDD/VDDL/VDDQ vs. DDRM_VDD18/VDD12). DDR2 SIP devices share ballout within the TFBGA289 family but differ from TFBGA196 and TFBGA361 variants.
Does the ATSAMA5D27C-D5M-CU support secure boot and cryptographic acceleration?
Yes, the ATSAMA5D27C-D5M-CU includes a 64-Kbyte scrambled and maskable ROM embedding a secure bootloader, SHA256 Integrity Check Monitor (ICM), AES-256/192/128 hardware accelerator (AESB), and True Random Number Generator compliant with NIST SP 800-22. These features enable verified boot chain and runtime encryption of DDR2 contents without CPU overhead.
What operating temperature range is specified for the ATSAMA5D27C-D5M-CU?
The ATSAMA5D27C-D5M-CU is rated for industrial operation from -40°C to +85°C ambient temperature. It includes zero-power POR cells, main crystal clock failure detection, and thermal monitoring circuitry - ensuring reliable startup and runtime stability across harsh environmental conditions without external supervision.
Which peripherals are supported by the ATSAMA5D27C-D5M-CU for human-machine interface applications?
The ATSAMA5D27C-D5M-CU supports full HMI functionality via its LCD TFT controller (1024×768, 24-bit RGB), 64-channel Peripheral Touch Controller (PTC), 12-bit ADC with resistive touchscreen capability, and dual USB high-speed ports (host/device or dual host). These interfaces enable responsive graphical displays, multi-touch input, stylus interaction, and peripheral connectivity in industrial panel PCs and kiosks.
ATSAMA5D27C-D5M-CU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 289-LFBGA
- Series:
- SAMA5D2
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A5
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 500MHz
- Co-Processors/DSP:
- Multimedia; NEON™ MPE
- RAM Controllers:
- LPDDR1, LPDDR2, LPDDR3, DDR2, DDR3, DDR3L, QSPI
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- Keyboard, LCD, Touchscreen
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 + HSIC
- Voltage - I/O:
- 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- ARM TZ, Boot Security, Cryptography, RTIC, Secure Fusebox, Secure JTAG, Secure Memory, Secure RTC
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 289-LFBGA (14x14)
- Additional Interfaces:
- I2C, SMC, SPI, UART, USART, QSPI
ATSAMA5D27C-D5M-CU FAQ
1.How can I place an order for ATSAMA5D27C-D5M-CU through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMA5D27C-D5M-CU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMA5D27C-D5M-CU reliable?
The price and inventory of ATSAMA5D27C-D5M-CU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMA5D27C-D5M-CU is usually 5 days.
3.What payment methods are accepted for ATSAMA5D27C-D5M-CU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMA5D27C-D5M-CU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMA5D27C-D5M-CU?
ATSAMA5D27C-D5M-CU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMA5D27C-D5M-CU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMA5D27C-D5M-CU?
For technical support, including ATSAMA5D27C-D5M-CU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMA5D27C-D5M-CU requirements.
6.How does Aetrix verify that ATSAMA5D27C-D5M-CU is sourced from the original manufacturer or authorized distributors?
All ATSAMA5D27C-D5M-CU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMA5D27C-D5M-CU meets industry standards.
7.What is the process for return or replacement of ATSAMA5D27C-D5M-CU?
All ATSAMA5D27C-D5M-CU units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMA5D27C-D5M-CU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMA5D27C-D5M-CU part is unused and in its original packaging.
Return procedure for ATSAMA5D27C-D5M-CU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMA5D27C-D5M-CU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
