Microchip Technology ATSAMA5D43B-CU
- Part No.:
- ATSAMA5D43B-CU
- Manufacturer:
- Microchip Technology
- Category:
- Microprocessors
- Package:
- 289-LFBGA
- Datasheet:
-
ATSAMA5D43B-CU.pdf
- Description:
- IC MPU SAMA5D4 600MHZ 289LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMA5D43B-CU from Microchip Technology is a high-performance, power-efficient Arm® Cortex®-A5-based MPU operating at up to 600 MHz, integrating 128 KB L2 cache, TrustZone security, hardware video decoding (MPEG-4/H.264/JPEG), dual 10/100 Ethernet with IEEE 1588, and a 5-channel 10-bit ADC with resistive touchscreen support. It targets industrial HMI, secure IoT gateways, and embedded control panels requiring rich multimedia and connectivity.
For engineers reviewing the ATSAMA5D43B-CU datasheet, ATSAMA5D43B-CU pinout, ATSAMA5D43B-CU application, or ATSAMA5D43B-CU equivalent, this page delivers verified technical context, package-specific pin mapping, real-world use cases, and validated alternative options for design-in and long-term supply planning.
Technical Context
The ATSAMA5D43B-CU implements a full Armv7-A architecture with NEON SIMD engine and MMU, enabling Linux-capable operation. Its multi-layer bus architecture supports 32 DMA channels and concurrent high-bandwidth peripherals including DDR2/LPDDR2 memory controller (16-bit datapath), NAND Flash interface with 24-bit ECC, and dual GMACs with hardware timestamping.
Security is implemented via TrustZone-enforced isolation, on-the-fly AES encryption/decryption of DDR traffic, Integrity Check Monitor (ICM) using SHA256, tamper-detect I/Os (PIOBU[0:7]), and a dedicated public-key coprocessor (CPKCC) supporting RSA/ECC/AES/SHA/TRNG - all compliant with FIPS PUB 140-2/140-3 and NIST SP 800-22.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-A5 @ 600 MHz, Thumb2 instruction set, 945 MIPS worst-case performance |
| Memory Interface | 16-bit DDR2/LPDDR2 controller with 512 MB address space and on-the-fly AES encryption/decryption |
| Video Capability | Hardware 720p video decoder supporting MPEG-4, H.264, H.263, VP8, JPEG, and image postprocessing |
| Connectivity | Dual 10/100 Ethernet MACs with IEEE 1588 v2 precision time protocol support |
| Security Engine | Dedicated CPKCC coprocessor for RSA/ECC, AES-256/192/128, SHA-512, TDES, TRNG, and ICM-based memory integrity monitoring |
| Analog Input | 5-channel 10-bit ADC with integrated resistive touchscreen controller (AD0–AD4) |
| Low-Power Modes | Three software-selectable states: Idle (CPU halted, full bus speed), Ultra-low-power (CPU halted, min bus speed), Backup (RTC + backup SRAM only) |
Pinout & Package
ATSAMA5D43B-CU is housed in a 289-ball stubless LFBGA package (14×14 mm body, 0.8 mm pitch), as confirmed in DS60001525C-page 3 and page 10. This variant lacks the 32-bit DDR datapath and video decoder present in the TFBGA361 SAMA5D44 but retains full peripheral functionality including dual Ethernet, USB HS host/device, LCD controller, ISI, and security modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA31 | Parallel I/O Controller A | Configurable GPIO bank with slew rate control, Schmitt trigger input, and interrupt-on-change capability |
| G0_TX0–G0_RX3 | GMAC0 Data Lines | 4-bit transmit/receive data path for first 10/100 Ethernet MAC, compatible with MII/RMII |
| G1_TX0–G1_RX3 | GMAC1 Data Lines | 4-bit transmit/receive data path for second 10/100 Ethernet MAC with IEEE 1588 timestamp registers |
| DDR_A0–DDR_A13 | DDR Address Bus | 14-bit address lines for 16-bit DDR2/LPDDR2 interface; active-low during access cycles |
| DDR_D0–DDR_D15 | DDR Data Bus | 16-bit bidirectional data path with differential DQS strobes; supports 512 MB addressing |
| LCDDAT0–LCDDAT23 | LCD Data Bus | 24-bit parallel RGB interface supporting up to 2048×2048 resolution or 720p video overlay composition |
| ISI_D0–ISI_D11 | Image Sensor Interface | 12-bit parallel input for ITU-R BT.601/656 compliant CMOS sensors with hardware sync capture |
| AD0–AD4 | Analog Inputs | Four single-ended or two differential analog inputs; used for resistive touchscreen X/Y measurement and auxiliary sensing |
Key Features
| Feature | Design Value |
|---|---|
| TrustZone-enabled Secure Boot | Enforces authenticated firmware loading from internal ROM or external flash, preventing unauthorized code execution at startup |
| Hardware Video Decoder (VDEC) | Offloads CPU for real-time 720p decode of MPEG-4, H.264, VP8, and JPEG - critical for low-latency HMI video playback |
| Scrambled Internal SRAM (128 KB) | Single-cycle accessible memory with hardware scrambling; protects runtime variables and cryptographic keys from physical probing |
| Integrity Check Monitor (ICM) | SHA256-based memory content verification detects unauthorized modification of boot code or critical firmware sections |
| Programmable Fuse Box (512 bits) | Customer-configurable fuses for JTAG lock, secure boot policy, and device-specific identity storage |
| Secure External Memory Access | AESB bridge enables automatic DDR port encryption/decryption without CPU intervention - essential for protecting external RAM contents |
Applications
| Industrial HMI Panels | Secure IoT Gateways |
|---|---|
Use Scenario: Touch-enabled factory floor display showing real-time machine status, alarm logs, and video feeds from connected cameras. IC Role / Device Role / Timing Role: Main application processor executing Linux-based UI stack, driving TFT-LCD with hardware overlays, decoding live camera streams via VDEC, and managing EtherCAT/PROFINET over dual Ethernet ports. Use Value: Integrated video decode and LCD controller eliminate external ASICs; TrustZone isolates UI and control firmware; dual IEEE 1588 Ethernet enables precise time-synchronized sensor data aggregation. | Use Scenario: Edge gateway aggregating data from BLE/Zigbee sensors, encrypting payloads, and forwarding securely to cloud platforms via TLS over dual Ethernet/WAN links. IC Role / Device Role / Timing Role: Root-of-trust anchor running secure bootloader, hosting TLS stack in TrustZone-protected memory, performing AES-256 encryption on sensor payloads before transmission, and validating firmware updates via ICM. Use Value: On-chip CPKCC accelerates RSA/ECC key exchange; tamper-detect pins (PIOBU[0:7]) trigger zeroization on physical intrusion; scrambled SRAM prevents key extraction during cold-boot attacks. |
| Medical Device Control Units | Smart Building Controllers |
Use Scenario: Patient monitor with graphical waveform display, touchscreen configuration, and networked alarm reporting across hospital LAN. IC Role / Device Role / Timing Role: Real-time system controller running deterministic Linux RT kernel, acquiring analog biosignals via 10-bit ADC, rendering waveforms on LCD with alpha-blended overlays, and transmitting HL7/FHIR packets over IEEE 1588-synchronized Ethernet. Use Value: Hardware-accelerated graphics composition reduces CPU load for smooth UI updates; secure boot ensures FDA-compliant firmware integrity; backup mode preserves RTC and alarm state during brownouts. | Use Scenario: HVAC and lighting controller managing dozens of DALI/KNX devices, displaying occupancy heatmaps, and logging energy usage to local SD card and remote servers. IC Role / Device Role / Timing Role: Central coordination unit interfacing with multiple serial buses (UART/SPI/I2C), storing historical data on eMMC/SD, rendering dashboard on resistive touchscreen, and synchronizing zone schedules via IEEE 1588 PTP. Use Value: Five USARTs and four TWI interfaces enable native connectivity to legacy building systems; 128 KB L2 cache improves responsiveness under multi-tasking; ultra-low-power mode extends battery life in wireless variants. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM-based application processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMA5D27-CU | Arm Cortex-A5 @ 500 MHz, 128 KB L2 cache, no hardware video decoder, supports LPDDR3, includes CAN FD controller | Better suited for real-time industrial control with CAN FD; lacks VDEC and 720p display acceleration | Select when video playback is unnecessary but CAN FD and LPDDR3 support are required for deterministic fieldbus integration |
| i.MX6ULL | Arm Cortex-A7 @ 900 MHz, 128 KB L2 cache, no TrustZone, no hardware video decoder, single Ethernet MAC, no tamper detection | Lower-cost Linux-capable option without hardware security enforcement or dual Ethernet timing features | Choose for cost-sensitive consumer applications where cryptographic acceleration and IEEE 1588 synchronization are not mandatory |
Compared with ATSAMA5D43B-CU, the ATSAMA5D27-CU trades video decode for CAN FD and LPDDR3 support, while i.MX6ULL offers higher clock speed but omits TrustZone, dual IEEE 1588 Ethernet, and dedicated security peripherals - making ATSAMA5D43B-CU uniquely balanced for secure, multimedia-rich industrial edge nodes.
Availability
ATSAMA5D43B-CU is available at Aetrix Electronics and suitable for industrial HMI, secure IoT gateways, medical device control units, and smart building controllers requiring stable component supply, long lifecycle assurance, and traceable sourcing.
Supply support for ATSAMA5D43B-CU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, FPGA, and security solutions, delivering scalable silicon and development tools for embedded systems.
The SAMA5D4 series is designed specifically for high-integrity industrial and consumer applications demanding rich user interfaces, robust connectivity, and hardware-enforced security - targeting control panels, secure gateways, and edge AI inference nodes.
FAQ
What is the maximum operating frequency of the ATSAMA5D43B-CU?
The ATSAMA5D43B-CU operates at up to 600 MHz under worst-case conditions, delivering 945 MIPS performance per the Arm Cortex-A5 core specification. This frequency is sustained across industrial temperature ranges (-40°C to +85°C) with appropriate thermal management and power supply regulation as defined in DS60001525C.
Does the ATSAMA5D43B-CU include hardware video decoding capabilities?
Yes, the ATSAMA5D43B-CU integrates a dedicated hardware video decoder (VDEC) supporting 720p decode for MPEG-4, H.264, H.263, VP8, and JPEG formats. This offloads the CPU and enables smooth video playback in resource-constrained HMI designs without requiring external codecs.
What security features are implemented in the ATSAMA5D43B-CU?
The ATSAMA5D43B-CU includes Arm TrustZone, on-the-fly DDR encryption/decryption, Integrity Check Monitor (ICM) with SHA256, tamper-detect I/Os (PIOBU[0:7]), secure boot from scrambled ROM, and a dedicated public-key coprocessor (CPKCC) supporting RSA/ECC/AES/SHA/TRNG - all meeting FIPS 140-2/140-3 requirements.
Which package type is used for the ATSAMA5D43B-CU?
The ATSAMA5D43B-CU uses a 289-ball stubless LFBGA package with 14×14 mm body size and 0.8 mm ball pitch. This package is distinct from the 361-ball TFBGA used by the SAMA5D44 and is documented in DS60001525C-page 3 and page 10.
How many Ethernet MACs does the ATSAMA5D43B-CU support, and what timing features do they offer?
The ATSAMA5D43B-CU supports two independent 10/100 Mbps Ethernet MACs (GMAC0 and GMAC1), both featuring full IEEE 1588 v2 Precision Time Protocol hardware timestamping registers. This enables sub-microsecond time synchronization across distributed industrial networks without external PHY-level timestamping logic.
ATSAMA5D43B-CU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Package/Case:
- 289-LFBGA
- Series:
- SAMA5D4
- Packaging:
- Tray
- Product Status:
- Active
- Core Processor:
- ARM® Cortex®-A5
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 600MHz
- Co-Processors/DSP:
- Multimedia; NEON™ SIMD
- RAM Controllers:
- LPDDR, LPDDR2, DDR2
- Graphics Acceleration:
- Yes
- Display & Interface Controllers:
- LCD, Touchscreen
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 2.0 (3)
- Voltage - I/O:
- 1.2V, 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Security Features:
- AES, SHA, TDES, TRNG
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 289-LFBGA (14x14)
- Additional Interfaces:
- EBI, I2C, MMC/SD/SDIO, SPI, SSC, UART, USART
ATSAMA5D43B-CU FAQ
1.How can I place an order for ATSAMA5D43B-CU through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMA5D43B-CU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMA5D43B-CU reliable?
The price and inventory of ATSAMA5D43B-CU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMA5D43B-CU is usually 5 days.
3.What payment methods are accepted for ATSAMA5D43B-CU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMA5D43B-CU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMA5D43B-CU?
ATSAMA5D43B-CU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMA5D43B-CU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMA5D43B-CU?
For technical support, including ATSAMA5D43B-CU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMA5D43B-CU requirements.
6.How does Aetrix verify that ATSAMA5D43B-CU is sourced from the original manufacturer or authorized distributors?
All ATSAMA5D43B-CU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMA5D43B-CU meets industry standards.
7.What is the process for return or replacement of ATSAMA5D43B-CU?
All ATSAMA5D43B-CU units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMA5D43B-CU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMA5D43B-CU part is unused and in its original packaging.
Return procedure for ATSAMA5D43B-CU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMA5D43B-CU Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
