Microchip Technology ATSAMR21G18A-MFT
- Part No.:
- ATSAMR21G18A-MFT
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
ATSAMR21G18A-MFT.pdf
- Description:
- IC RF TXRX+MCU ISM>1GHZ 48QFN
- Quantity:
- Payment:

- Shipping:

Inventory:6,069
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMR21G18A-MFT from Microchip Technology (formerly Atmel) is a 32-bit ARM Cortex-M0+ wireless microcontroller integrating an ultra-low-power 2.4GHz ISM band transceiver, 256KB Flash, 32KB SRAM, and operating at up to 48MHz. It delivers 2.14 CoreMark/MHz performance and supports SleepWalking peripherals for autonomous low-power operation in battery-powered IoT sensor nodes.
For engineers reviewing the ATSAMR21G18A-MFT datasheet, ATSAMR21G18A-MFT pinout, ATSAMR21G18A-MFT application, or ATSAMR21G18A-MFT equivalent, key selection criteria include its QFN48 package with 28 GPIOs, integrated AT86RF233-compatible RF transceiver (−99dBm RX sensitivity, +4dBm TX), hardware AES/True Random Generator, and SERCOM-configurable interfaces including USB 2.0 FS host/device.
Technical Context
The ATSAMR21G18A-MFT implements a single-core ARM Cortex-M0+ processor with Thumb-2 ISA, Micro Trace Buffer (MTB), and two-cycle debug via SWD. Its system architecture features three independent clock domains (DFLL48M, FDPLL96M, XOSC32K), enabling dynamic peripheral clock gating for power optimization.
It integrates a dedicated 12-channel Event System for inter-peripheral signaling without CPU intervention, plus SleepWalking-capable peripherals-including RTC, ADC, and analog comparators-that autonomously wake clocks and execute tasks in standby mode before waking the CPU only on threshold crossing or result readiness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, 48MHz max - enables deterministic real-time control with 2.14 CoreMark/MHz efficiency |
| Memory | 256KB Flash / 32KB SRAM - supports complex firmware with OTA update capability via SWD or USB bootloader |
| RF Transceiver | 2.4GHz ISM band, 250kbps data rate, −99dBm RX sensitivity, +4dBm TX output - suitable for IEEE 802.15.4-compliant mesh networks |
| Analog Peripherals | 8-channel 12-bit 350ksps ADC with programmable gain (1×–16×), oversampling to 16-bit, and two window-mode analog comparators - enables high-accuracy sensor signal conditioning |
| Connectivity | 1× USB 2.0 FS (12Mbps host/device), 5× SERCOM (configurable as USART/I²C/SPI/LIN), and hardware-assisted MAC - reduces host software overhead for protocol stacks |
| Security | Hardware AES-128 engine and True Random Number Generator - provides cryptographic acceleration for secure boot and TLS handshake offload |
| Power Management | Idle and standby sleep modes; SleepWalking peripherals - achieves sub-μA retention current with selective wake-up logic for multi-year battery life |
Pinout & Package
ATSAMR21G18A-MFT is housed in a 48-pin QFN package (7mm × 7mm, 0.5mm pitch) with an exposed thermal pad internally connected to GND. The pad must be soldered to PCB ground for mechanical stability and thermal dissipation; it is not a functional signal terminal.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA00 / PA01 | XIN32 / XOUT32 | 32.768kHz crystal oscillator inputs for RTC calendar accuracy and low-power timing |
| XTAL1 / XTAL2 | 16MHz RF crystal interface | Direct connection to internal oscillator for AT86RF233-compatible 2.4GHz transceiver timing |
| RFP / RFN | Differential RF antenna interface | 50Ω matched differential outputs for direct connection to balun or RF front-end matching network |
| PA30 / PA31 | SWCLK / SWDIO | Two-pin Serial Wire Debug interface - supports non-intrusive flash programming and real-time debugging |
| PA24 / PA25 | USB_DP / USB_DM | Full-speed USB 2.0 differential pair - enables embedded host/device functionality without external PHY |
| PA12–PA15 | SERCOM2 / FECTRL[2–5] | Dedicated SERCOM2 pins with alternate function mapping for RF control signals (FECTRL0–FECTRL5) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 2.4GHz Transceiver | Hardware-assisted MAC with auto-acknowledge, auto-retry, SFD detection, and 128-byte TX/RX frame buffer - eliminates need for external RF controller in Zigbee/Thread end nodes |
| Event System | 12-channel asynchronous/synchronous event router - enables zero-latency peripheral-to-peripheral communication (e.g., ADC trigger → DMA transfer → TCC waveform update) without CPU involvement |
| Peripheral Touch Controller (PTC) | Supports up to 48 capacitive touch channels (8×6 matrix) - allows robust button/slider/wheel UI implementation with noise immunity and proximity sensing |
| TCC Timer/Counter for Control | Three 16-bit TCC modules with up to four complementary PWM outputs, configurable dead-time, dithering (up to 5-bit resolution enhancement), and fault protection - ideal for motor gate drive and LED dimming |
| Flexible SERCOM Interface | Five SERCOM modules, each configurable as USART, UART, SPI, I²C (up to 3.4MHz), or LIN slave - simplifies interface standardization across multiple sensors and actuators |
Applications
| Smart Home Sensor Node | Industrial Wireless Monitor |
|---|---|
Use Scenario: Battery-powered temperature/humidity/motion sensor transmitting data every 5 minutes to a gateway via IEEE 802.15.4 mesh network. IC Role / Device Role / Timing Role: Primary SoC executing sensor fusion, RF protocol stack, and low-power scheduler; RTC maintains accurate wake intervals. Use Value: SleepWalking ADC and transceiver enable full autonomous measurement and transmission in standby mode, achieving >5-year battery life on CR2032. | Use Scenario: DIN-rail mounted vibration/temperature monitor in factory machinery, reporting anomalies over TSCH-based time-synchronized mesh. IC Role / Device Role / Timing Role: Real-time edge node performing FFT preprocessing, secure packet encryption (AES), and synchronized slot-based transmission. Use Value: Hardware AES and deterministic TCC timers ensure sub-millisecond timing precision for time-critical industrial protocols while maintaining security compliance. |
| Wireless Lighting Controller | Medical Wearable Endpoint |
Use Scenario: DALI-2 or Bluetooth Mesh lighting node controlling RGBW LED drivers with color calibration and fade effects. IC Role / Device Role / Timing Role: PWM waveform generator (TCC), ambient light sensor interface (ADC + PTC), and BLE/Zigbee radio controller. Use Value: Four-channel complementary PWM with dithering delivers flicker-free 16-bit color depth; integrated PTC enables touch-sensitive controls without extra ICs. | Use Scenario: Disposable ECG patch transmitting biometric data to smartphone via BLE, requiring ultra-low quiescent current and medical-grade signal integrity. IC Role / Device Role / Timing Role: Analog front-end conditioner (12-bit ADC with 16× gain, oversampling), secure BLE link manager, and low-power scheduler. Use Value: Programmable gain amplifier and hardware decimation achieve 16-bit effective resolution at 350ksps, meeting AAMI EC13 requirements for baseline wander rejection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar wireless microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMR21E18A-MUT | 32-pin QFN, 16 GPIOs, no XOSC32K, reduced SERCOM count (4 vs 5), same core/peripherals | Limited I/O and no 32.768kHz RTC oscillator - unsuitable for calendar-aware scheduling or high-channel-count sensor hubs | Select when board space is constrained and RF + USB + ≤16 GPIOs suffice; verify SERCOM allocation for required interfaces |
| STM32WB55RGV | ARM Cortex-M4/M0+ dual-core, Bluetooth 5.0 LE, 1MB Flash, 256KB SRAM, different pinout and RF architecture | Higher RF protocol stack support (BLE, Zigbee, Thread), but requires external RF matching and lacks integrated hardware MAC | Choose for BLE-centric designs needing higher throughput or dual-core separation of application and radio tasks; expect layout redesign |
Compared with ATSAMR21E18A-MUT, ATSAMR21G18A-MFT offers 12 additional GPIOs, integrated XOSC32K for RTC calendar, and one extra SERCOM-critical for multi-interface sensor fusion. Versus STM32WB55RGV, it provides tighter RF integration and lower BOM cost for IEEE 802.15.4, but lacks BLE stack certification and dual-core flexibility.
Availability
ATSAMR21G18A-MFT is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial wireless monitors, wireless lighting controllers, and medical wearable endpoints requiring stable component supply and long-term lifecycle assurance.
Supply support for ATSAMR21G18A-MFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains the SMART ARM-based microcontroller portfolio, emphasizing low-power, secure, and wireless-featured MCUs for industrial and IoT markets.
The SAM R21 product line was designed specifically for battery-operated IEEE 802.15.4-compliant devices, combining RF transceiver integration, SleepWalking peripherals, and hardware security to reduce system-level complexity and bill-of-materials cost.
FAQ
What is the maximum operating frequency and process technology of the ATSAMR21G18A-MFT?
The ATSAMR21G18A-MFT operates at a maximum CPU frequency of 48MHz using a low-power CMOS process optimized for sub-100μA/MHz active current. Its ARM Cortex-M0+ core achieves 2.14 CoreMark/MHz, and the device supports dynamic voltage scaling between 1.8V and 3.6V to further optimize power versus performance trade-offs in the ATSAMR21G18A-MFT design.
Does the ATSAMR21G18A-MFT include hardware security features beyond AES encryption?
Yes, the ATSAMR21G18A-MFT integrates a True Random Number Generator (TRNG) compliant with NIST SP 800-90B for entropy seeding, alongside the hardware AES-128 engine. These features enable FIPS-compliant secure boot, TLS 1.2 handshake acceleration, and key derivation in the ATSAMR21G18A-MFT without software-based RNG vulnerabilities or CPU-intensive crypto operations.
Can the ATSAMR21G18A-MFT support both USB host and device modes simultaneously?
No, the ATSAMR21G18A-MFT's single USB 2.0 Full-Speed interface supports either host or device mode-not simultaneous dual-role operation. The USB controller is configured at runtime via firmware; switching roles requires reinitialization. This limitation is inherent to the USB peripheral design in the ATSAMR21G18A-MFT and documented in Section 3.1 of the preliminary datasheet summary.
What RF standards or protocols are natively supported by the integrated transceiver in the ATSAMR21G18A-MFT?
The ATSAMR21G18A-MFT integrates a transceiver compatible with the AT86RF233, supporting IEEE 802.15.4-2006/2011 physical layer at 250kbps in the 2.4GHz ISM band. It provides hardware-assisted MAC functions (auto-ack, auto-retry, CRC-16) but does not include built-in protocol stacks-Zigbee, Thread, or proprietary mesh implementations must be added in firmware for the ATSAMR21G18A-MFT.
How many analog input channels does the ATSAMR21G18A-MFT ADC support, and what is its effective resolution with oversampling?
The ATSAMR21G18A-MFT features an 8-channel, 12-bit, 350ksps ADC with differential/single-ended input support, programmable gain (1×–16×), and hardware oversampling with decimation. With 64× oversampling, it achieves up to 16-bit effective resolution and automatic offset/gain error compensation-verified in characterization data for the ATSAMR21G18A-MFT across the full −40°C to +85°C industrial temperature range.
ATSAMR21G18A-MFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- SMART™ SAM R21
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- General ISM > 1GHz
- Protocol:
- -
- Modulation:
- O-QPSK
- Frequency:
- 2.4GHz
- Data Rate (Max):
- 250kbps
- Power - Output:
- 4dBm
- Sensitivity:
- -99dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- I2C, SPI, UART, USART, USB
- GPIO:
- 28
- Voltage - Supply:
- 1.8V ~ 3.6V
- Current - Receiving:
- 11.3mA ~ 11.8mA
- Current - Transmitting:
- 7.2mA ~ 13.8mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-QFN (7x7)
ATSAMR21G18A-MFT FAQ
1.How can I place an order for ATSAMR21G18A-MFT through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMR21G18A-MFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMR21G18A-MFT reliable?
The price and inventory of ATSAMR21G18A-MFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMR21G18A-MFT is usually 5 days.
3.What payment methods are accepted for ATSAMR21G18A-MFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMR21G18A-MFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMR21G18A-MFT?
ATSAMR21G18A-MFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMR21G18A-MFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMR21G18A-MFT?
For technical support, including ATSAMR21G18A-MFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMR21G18A-MFT requirements.
6.How does Aetrix verify that ATSAMR21G18A-MFT is sourced from the original manufacturer or authorized distributors?
All ATSAMR21G18A-MFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMR21G18A-MFT meets industry standards.
7.What is the process for return or replacement of ATSAMR21G18A-MFT?
All ATSAMR21G18A-MFT units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMR21G18A-MFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMR21G18A-MFT part is unused and in its original packaging.
Return procedure for ATSAMR21G18A-MFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMR21G18A-MFT Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

