My Inquiry
My Account
Microchip Technology ATSAMR34J17B-I/7JX
- Part No.:
- ATSAMR34J17B-I/7JX
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 64-TFBGA
- Datasheet:
-
ATSAMR34J17B-I/7JX.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 64TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,812
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMR34J17B-I/7JX from Microchip Technology is an ultra-low-power System-in-Package (SiP) combining a 32-bit ARM Cortex-M0+ MCU (48 MHz) with integrated LoRa® and FSK sub-GHz transceiver, 128 KB Flash, 16 KB SRAM, and 8 KB low-power SRAM. It supports tri-band RF operation (137–175 MHz, 410–525 MHz, 862–1020 MHz), +20 dBm max output power, and operates from 1.8V–3.6V in industrial temperature range (−40°C to +85°C). Ideal for battery-powered LoRaWAN™ end-nodes and remote sensor gateways.
For engineers reviewing the ATSAMR34J17B-I/7JX datasheet, ATSAMR34J17B-I/7JX pinout, ATSAMR34J17B-I/7JX application, or ATSAMR34J17B-I/7JX equivalent, key selection considerations include integrated USB 2.0 interface (SAM R34 variant), SleepWalking peripheral wake-up capability, LoRa modulation sensitivity down to −136 dBm, and 64-ball 6×6 mm TFBGA package with 27 GPIOs.
Technical Context
The ATSAMR34J17B-I/7JX integrates a Cortex-M0+ core with DFLL48M and FDPLL96M clock systems enabling dynamic frequency scaling across multiple power domains. Its transceiver uses a dual-band fractional-N PLL architecture supporting simultaneous high- and low-frequency RF paths, with hardware-accelerated LoRa packet engine (up to 256-byte payload, CRC, CAD, AFC).
Peripheral subsystems include five SERCOM interfaces (one internally routed to transceiver as SERCOM4), three TC/TCC timer units supporting PWM generation and fault protection, a 12-bit 1 Msps ADC with hardware oversampling, and a 12-channel event system enabling autonomous peripheral coordination in Standby mode without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, 48 MHz max - delivers 2.46 CoreMark/MHz efficiency for deterministic real-time LoRa node firmware execution. |
| Memory | 128 KB Flash / 16 KB SRAM / 8 KB LP-SRAM - enables secure over-the-air (OTA) firmware updates and retention of critical state during deep sleep. |
| RF Bands | 137–175 MHz, 410–525 MHz, 862–1020 MHz - supports global LoRaWAN regional plans (EU868, US915, AS923, IN865) without external band-switching components. |
| Transmit Power | +20 dBm (100 mW) max - achieves >15 km outdoor range in rural LoRaWAN deployments with compliant antenna matching. |
| Receiver Sensitivity | −136 dBm (LoRaWAN™ modes) - enables reliable reception at ultra-low signal levels typical of battery-operated field sensors. |
| USB Interface | Full-speed USB 2.0 (12 Mbps) with embedded host/device - allows direct PC-based provisioning, firmware loading, and USB dongle implementation without external bridge ICs. |
| Supply Voltage | 1.8 V–3.6 V - compatible with single-cell LiSOCl₂, LiMnO₂, or dual-cell alkaline batteries with minimal regulation overhead. |
Pinout & Package
ATSAMR34J17B-I/7JX is housed in a 64-ball, 6×6 mm, 0.4 mm pitch Thin Fine-Pitch Ball Grid Array (TFBGA) package (7JX), optimized for compact LoRa node PCB layouts with RF isolation zones. Pin functions are validated per Microchip DS70005356C Figure 4-1 and Table 5-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA00–PA31, PB00–PB23 | Programmable I/O (27 total) | Support multiplexed SERCOM, TC/TCC, ADC, AC, PTC, and EIC functions - enables flexible peripheral routing for sensor interfacing and RF control signaling. |
| RFO_HF / RFI_HF | High-frequency RF output/input | Direct connection to 862–1020 MHz antenna path - requires impedance-matched 50 Ω trace and external bandpass filter for regulatory compliance. |
| RFO_LF / RFI_LF | Low-frequency RF output/input | Direct connection to 137–175 MHz or 410–525 MHz antenna path - supports dual-band antenna switching via external SPDT switch controlled by GPIO. |
| PA_BOOST | High-power amplifier enable | Active-high control for +20 dBm transmit mode - must be synchronized with transceiver TX state to avoid RF front-end damage. |
| SERCOM4 (PB30/PB31/PC18/PC19) | Transceiver SPI interface | Hardwired internal SPI bus to LoRa transceiver - eliminates external wiring, reduces noise coupling, and ensures deterministic timing for LoRa packet framing. |
Key Features
| Feature | Design Value |
|---|---|
| SleepWalking peripherals | Enables ADC sampling, DMA transfers, or event-triggered wake-up from Standby mode without CPU involvement - extends battery life in periodic sensor readout applications. |
| Hardware LoRa packet engine | Integrated CAD, AFC, CRC, and 256-byte FIFO offload baseband processing from CPU - reduces active time by >40% vs. software-defined radio implementations. |
| Tri-band RF synthesizer | Single-chip coverage of all major LoRa sub-GHz bands - eliminates need for external VCOs, filters, or band-switching circuitry in multi-region deployments. |
| USB 2.0 device/host | Native USB connectivity supports CDC ACM virtual COM port and MSC mass storage - simplifies field firmware updates and diagnostic logging without external USB-UART bridges. |
| 12-channel event system | Hardware routing of peripheral events (e.g., ADC conversion complete → trigger DMA → wake CPU) - enables deterministic low-latency response chains in energy-constrained edge nodes. |
Applications
| Smart Agriculture Sensor Node | Industrial Asset Tracker |
|---|---|
Use Scenario: Wireless soil moisture, temperature, and NPK sensor deployed in remote farmland with 10-year battery life requirement. IC Role / Device Role / Timing Role: Primary SoC managing sensor acquisition, LoRaWAN MAC layer, adaptive data rate (ADR) control, and ultra-low-power sleep scheduling. Use Value: Integrated SleepWalking and −136 dBm sensitivity enable 15-minute wake intervals with sub-15 μA average current, achieving >12 years on two AA cells. | Use Scenario: GPS-tracked container monitoring unit reporting location and door-open events via private LoRa network in warehouse yard. IC Role / Device Role / Timing Role: Central controller coordinating GPS module UART, accelerometer interrupt handling, and LoRa uplink transmission with duty-cycle enforcement. Use Value: Hardware-accelerated LoRa packet engine reduces TX active time to <120 ms, minimizing airtime and extending battery life under strict regulatory dwell-time limits. |
| USB LoRa Gateway Dongle | Smart Utility Meter Endpoint |
Use Scenario: Plug-and-play desktop gateway converting LoRaWAN uplinks to MQTT over USB for local network integration. IC Role / Device Role / Timing Role: Dual-role USB device (CDC ACM) and LoRa concentrator front-end with SERCOM4-linked transceiver interface. Use Value: On-chip USB eliminates external PHY, reducing BOM cost by $1.20 and enabling certified Class B USB compliance without layout-level EMI mitigation. | Use Scenario: Battery-powered water/gas meter transmitting hourly consumption data using LoRaWAN Class C operation. IC Role / Device Role / Timing Role: Time-synchronized endpoint maintaining precise 32.768 kHz RTC calendar and executing scheduled RX windows during server-poll periods. Use Value: Integrated XOSC32K and RTC alarm with backup SRAM retain timekeeping and last-read values across 10-year battery replacement cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LoRa SiP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMR35J17B-I/7JX | No USB interface; identical RF, memory, and MCU specs; same 64-ball TFBGA package. | Suitable for cost-sensitive, non-USB field nodes where external programming/debugging uses SWD only. | Select when USB functionality is unnecessary and BOM cost reduction is prioritized over in-field firmware update flexibility. |
| RAK3172-SIP | Based on SX1262 transceiver + ESP32-WROOM-32 MCU; supports LoRa/FSK but lacks integrated USB and SleepWalking; different 40-pin LGA package. | Targets rapid prototyping with Arduino/AT command support; less suitable for ultra-low-power deterministic deployments. | Select for evaluation or low-volume projects requiring quick integration over long-term power/performance optimization. |
Compared with ATSAMR34J17B-I/7JX, ATSAMR35J17B-I/7JX removes USB but retains identical RF performance and power management, while RAK3172-SIP trades integrated power efficiency and hardware acceleration for broader software ecosystem support and simplified development.
Availability
ATSAMR34J17B-I/7JX is available at Aetrix Electronics and suitable for smart agriculture sensor nodes, industrial asset trackers, USB LoRa gateway dongles, and smart utility meter endpoints requiring stable component supply and long-term lifecycle assurance.
Supply support for ATSAMR34J17B-I/7JX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and security solutions, with a focus on robust, low-power, and secure embedded systems.
The SAM R34 product line was designed specifically for ultra-low-power LoRaWAN end-node and gateway applications, integrating RF transceiver, ARM Cortex-M0+ MCU, and advanced power management into a single SiP to eliminate RF design complexity and accelerate time-to-market.
FAQ
What is the maximum RF output power supported by the ATSAMR34J17B-I/7JX?
The ATSAMR34J17B-I/7JX supports up to +20 dBm (100 mW) RF output power in the high-frequency band (862–1020 MHz) when VDDANA exceeds 2.4 VDC. This is achieved using the internal PA_BOOST amplifier path and requires proper RF layout and antenna matching per Microchip's AN3277 application note. Regulatory compliance must be verified per region-specific limits.
Does the ATSAMR34J17B-I/7JX include USB functionality?
Yes, the ATSAMR34J17B-I/7JX includes a full-speed USB 2.0 interface (12 Mbps) with embedded host and device capability, eight endpoints, and CDC ACM class support. This distinguishes it from the SAM R35 series and enables direct USB-based firmware updates, virtual COM port debugging, and USB dongle implementations without external bridge ICs.
How many GPIO pins are available on the ATSAMR34J17B-I/7JX?
The ATSAMR34J17B-I/7JX provides 27 programmable general-purpose I/O pins, as confirmed in the Configuration Summary (Table 2-1) and Pinout Details (Figure 4-1) of the official datasheet DS70005356C. These pins support multiple peripheral functions including SERCOM, TC/TCC, ADC, and EIC, with configurable pull-ups/downs and slew-rate control.
What LoRa modulation schemes and data rates does the ATSAMR34J17B-I/7JX support?
The ATSAMR34J17B-I/7JX supports LoRa spread-spectrum modulation with spreading factors SF7–SF12, bandwidths 125 kHz/250 kHz/500 kHz, and coding rates CR4/5–CR4/8. It also supports GFSK, GMSK, and OOK for proprietary protocols. Data rates range from 0.3 kbps (SF12, 125 kHz) to 300 kbps (FSK, 200 kHz), all managed by the hardware packet engine without CPU overhead.
Is the ATSAMR34J17B-I/7JX pin-compatible with other SAM R34/R35 variants?
Yes, all SAM R34 and SAM R35 devices share the identical 64-ball TFBGA package (7JX) and pinout, including ATSAMR34J17B-I/7JX, ATSAMR34J18BT-I/7JX, and ATSAMR35J17B-I/7JX. This allows hardware reuse across flash density and USB-enabled variants, provided firmware accounts for memory size and peripheral availability differences.
ATSAMR34J17B-I/7JX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 64-TFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- LoRa™
- Modulation:
- FSK, GFSK, GMSK, MSK, OOK
- Frequency:
- 137MHz ~ 175MHz, 410MHz ~ 525MHz, 862MHz ~ 1.02GHz
- Data Rate (Max):
- -
- Power - Output:
- 20dBm
- Sensitivity:
- -148dBm
- Memory Size:
- 128kB Flash, 16kB SRAM
- Serial Interfaces:
- I2S, SPI, USART, USB
- GPIO:
- 27
- Voltage - Supply:
- 1.8V ~ 3.63V
- Current - Receiving:
- 14.8mA ~ 15.8mA
- Current - Transmitting:
- 32.5mA ~ 94.5mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-TFBGA (6x6)
ATSAMR34J17B-I/7JX FAQ
1.How can I place an order for ATSAMR34J17B-I/7JX through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMR34J17B-I/7JX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMR34J17B-I/7JX reliable?
The price and inventory of ATSAMR34J17B-I/7JX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMR34J17B-I/7JX is usually 5 days.
3.What payment methods are accepted for ATSAMR34J17B-I/7JX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMR34J17B-I/7JX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMR34J17B-I/7JX?
ATSAMR34J17B-I/7JX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMR34J17B-I/7JX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMR34J17B-I/7JX?
For technical support, including ATSAMR34J17B-I/7JX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMR34J17B-I/7JX requirements.
6.How does Aetrix verify that ATSAMR34J17B-I/7JX is sourced from the original manufacturer or authorized distributors?
All ATSAMR34J17B-I/7JX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMR34J17B-I/7JX meets industry standards.
7.What is the process for return or replacement of ATSAMR34J17B-I/7JX?
All ATSAMR34J17B-I/7JX units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMR34J17B-I/7JX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMR34J17B-I/7JX part is unused and in its original packaging.
Return procedure for ATSAMR34J17B-I/7JX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMR34J17B-I/7JX Tags
-
ESP32-D0WD-V3
Espressif Systems
-
ESP8266EX
Espressif Systems
-
ESP32-S3
Espressif Systems
-
NRF24L01P-R7
Nordic Semiconductor ASA
-
NRF24L01P-R
Nordic Semiconductor ASA
-
ESP32-U4WDH
Espressif Systems
-
DA14531-00000OG2
Renesas
-
ESP32-C6FH4
Espressif Systems
-
DA14531-00000FX2
Renesas
-
NRF24L01P-T
Nordic Semiconductor ASA
-
NRF52810-QCAA-R
Nordic Semiconductor ASA
-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
