My Inquiry
My Account
Microchip Technology ATSAMR35J17BT-I/7JX
- Part No.:
- ATSAMR35J17BT-I/7JX
- Manufacturer:
- Microchip Technology
- Category:
- RF Transceiver ICs
- Package:
- 64-TFBGA
- Datasheet:
-
ATSAMR35J17BT-I/7JX.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 64TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,828
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSAMR35J17BT-I/7JX from Microchip Technology is an ultra-low-power System-in-Package (SiP) microcontroller integrating a 32-bit ARM Cortex-M0+ CPU (48 MHz), 128 KB Flash, 16 KB SRAM, 8 KB low-power SRAM, and a LoRa®/FSK UHF transceiver supporting 137–1020 MHz bands with +20 dBm max output power. It operates from 1.8–3.6 V and targets battery-powered remote sensor nodes in industrial IoT networks.
For engineers reviewing the ATSAMR35J17BT-I/7JX datasheet, ATSAMR35J17BT-I/7JX pinout, ATSAMR35J17BT-I/7JX application, or ATSAMR35J17BT-I/7JX equivalent, key selection considerations include its LoRa transceiver sensitivity (−136 dBm LoRaWAN™), SleepWalking peripheral wake-up capability, 27 GPIOs in 6×6 mm TFBGA-64 package, and absence of USB interface compared to SAM R34 variants.
Technical Context
The ATSAMR35J17BT-I/7JX implements a dual-domain architecture: the MCU subsystem features ARM Cortex-M0+ with DFLL48M and FDPLL96M clock generators, while the RF subsystem integrates a tri-band LoRa/FSK transceiver with fully integrated synthesizer (61 Hz resolution), high linearity front-end (IIP3 = −11 dBm), and automatic frequency control (AFC). SERCOM4 is hardwired to the transceiver for SPI-based host interface.
Power management includes four software-selectable sleep modes (Idle, Standby, Backup, Off), domain-level power gating, and SleepWalking-enabling peripherals like ADC or RTC to autonomously trigger DMA or CPU wake-up without full system activation. The device supports LoRaWAN™ regional compliance and IEEE 802.15.4g/WiSUN via FSK modulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0+, 48 MHz max - delivers 2.46 CoreMark®/MHz efficiency for deterministic real-time LoRa packet handling. |
| Memory | 128 KB Flash / 16 KB SRAM / 8 KB LP-SRAM - enables local firmware updates and persistent sensor state retention during deep sleep. |
| RF Bands | 137–175 MHz, 410–525 MHz, 862–1020 MHz - supports global sub-GHz ISM band deployment without hardware change. |
| Transmit Power | +20 dBm (100 mW) max - achieves >168 dB link budget for multi-kilometer rural LoRa node range. |
| Receiver Sensitivity | −136 dBm (LoRaWAN™) / −148 dBm (proprietary narrowband) - enables reliable reception under weak-signal, high-interference conditions. |
| Supply Voltage | 1.8–3.6 V - compatible with single-cell LiSOCl₂, LiMnO₂, or dual-cell alkaline battery systems. |
| Operating Temp | −40°C to +85°C - qualified for uncontrolled industrial and outdoor edge-node environments. |
Pinout & Package
ATSAMR35J17BT-I/7JX is housed in a 64-ball, 6×6 mm, 0.4 mm pitch Thin Fine-Pitch Ball Grid Array (TFBGA) package (7JX), optimized for compact PCB layout and RF isolation. All 27 GPIOs are configurable via PORT peripheral multiplexer with up to eight alternate functions per pin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA00–PA31, PB00–PB23 | Programmable I/O | 27 GPIOs support SERCOM, TC/TCC, ADC, AC, PTC, EIC, and CCL functions; analog pins require Function B selection to disable digital input. |
| SERCOM4 (PB30/PB31/PC18/PC19) | Transceiver Interface | Hardwired SPI bus to LoRa transceiver - no software configuration needed; enables direct register access and packet FIFO control. |
| RFO_HF / RFI_HF / RFO_LF / RFI_LF | RF Front-End Terminals | Dedicated high-/low-frequency PA and LNA paths - require external matching networks per band; VR_PA and VR_ANA set PA bias voltage. |
| XTA / XTB | RF Crystal Oscillator | 16 MHz crystal connection for transceiver synthesizer - critical for ±2 ppm frequency stability in LoRa chirp generation. |
| VDDANA / VDDCORE / VDDIO / VBAT_RF | Power Domains | Isolated analog, core, I/O, and RF supplies - mandatory separate decoupling to meet RF noise and ADC accuracy requirements. |
Key Features
| Feature | Design Value |
|---|---|
| LoRa® + FSK Transceiver | Single-chip sub-GHz radio supporting LoRaWAN™ Class A/C and IEEE 802.15.4g - eliminates external RF IC and reduces BOM count by ≥3 components. |
| SleepWalking Peripherals | ADC, RTC, or AC can autonomously initiate DMA transfers or wake CPU upon threshold crossing - cuts average current in sensor polling applications by >90%. |
| Tri-Band RF Coverage | Hardware-supported 137–1020 MHz operation - avoids region-specific SKUs and simplifies global product certification. |
| Integrated Power Amplifier | +20 dBm output with internal PA_BOOST path - achieves 100 mW transmit power without external amplifier, reducing board area and RF tuning effort. |
| Hardware CRC-32 & AES | Dedicated accelerators for packet integrity and secure over-the-air updates - offloads CPU and ensures deterministic timing for time-critical LoRa MAC layer operations. |
Applications
| Smart Utility Metering | Environmental Sensor Network |
|---|---|
Use Scenario: Battery-powered water/gas meters transmitting hourly consumption data over 5–15 km rural LoRaWAN gateways. IC Role / Device Role / Timing Role: Primary SoC executing LoRa MAC stack, sensor acquisition, and secure payload encryption; RTC provides precise timestamping for scheduled transmissions. Use Value: 10+ year battery life enabled by −136 dBm sensitivity, SleepWalking-triggered ADC reads, and <17 mA RX current. | Use Scenario: Distributed soil moisture, temperature, and air quality nodes deployed across agricultural fields with solar-assisted charging. IC Role / Device Role / Timing Role: Edge intelligence node performing local sensor fusion, adaptive sampling, and LoRa packet formatting; TCC timers generate precise PWM for actuator control. Use Value: Tri-band RF allows same hardware in EU (868 MHz), US (915 MHz), and Asia (433 MHz) deployments without redesign. |
| Industrial Predictive Maintenance | Asset Tracking Beacon |
Use Scenario: Vibration and temperature monitors on rotating machinery sending alerts only on anomaly detection via private LoRa network. IC Role / Device Role / Timing Role: Real-time signal processing host using ADC oversampling (13–16 bit) and CCL for hardware-based FFT pre-processing before LoRa transmission. Use Value: Hardware-accelerated CRC-32 and AES ensure authenticated, tamper-proof telemetry in harsh EMI environments. | Use Scenario: GPS-denied indoor/outdoor logistics tags reporting location via multihop LoRa mesh or gateway handoff. IC Role / Device Role / Timing Role: Low-latency transceiver controller managing CAD (Channel Activity Detection), AFC, and preamble detection to minimize channel contention and latency. Use Value: −148 dBm proprietary narrowband sensitivity extends beacon range in dense urban RF environments with high interference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LoRa SiP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ATSAMR35J18BT-I/7JX | 256 KB Flash / 32 KB SRAM / 8 KB LP-SRAM - +128 KB Flash, +16 KB SRAM vs. ATSAMR35J17BT-I/7JX | Required for complex LoRaWAN stack + OTA update + local data logging; larger code footprint support | Select when firmware exceeds 128 KB or requires dual-bank Flash for safe OTA updates. |
| STM32WL55JC | ARM Cortex-M4 + LoRa/FSK/GMSK transceiver; 256 KB Flash/64 KB SRAM; integrated DC-DC; different 48-pin QFN package | Higher CPU performance for ML inference at edge; supports GMSK for legacy DMR; lacks SleepWalking and PTC | Choose for applications needing M4 DSP instructions or GMSK compatibility; accept trade-off in sleep-mode autonomy and touch interface. |
Compared with ATSAMR35J17BT-I/7JX, the J18 variant offers headroom for future firmware expansion, while STM32WL55JC trades SleepWalking-driven ultra-low-power autonomy for higher compute throughput and broader modulation support-making it suitable for hybrid protocol gateways rather than long-life endpoint sensors.
Availability
ATSAMR35J17BT-I/7JX is available at Aetrix Electronics and suitable for industrial IoT sensor nodes, smart utility metering, environmental monitoring, and asset tracking requiring stable component supply across multi-year production cycles.
Supply support for ATSAMR35J17BT-I/7JX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and connectivity solutions, with a focus on reliability, security, and low-power innovation for industrial and automotive markets.
The SAM R35 product line is designed specifically for ultra-low-power, long-range wireless sensor applications leveraging LoRa technology-integrating RF, MCU, and power management into a single SiP to reduce design complexity and time-to-market.
FAQ
What is the maximum RF output power supported by the ATSAMR35J17BT-I/7JX?
The ATSAMR35J17BT-I/7JX supports up to +20 dBm (100 mW) output power in the HF band when VDDANA exceeds 2.4 VDC. This is achieved via the internal PA_BOOST path and requires proper external matching network design per frequency band. Regulatory compliance must be verified for target regions.
Does the ATSAMR35J17BT-I/7JX include a USB interface?
No, the ATSAMR35J17BT-I/7JX does not include a USB interface. It belongs to the SAM R35 family, which omits USB to reduce power consumption and silicon area-unlike the SAM R34 series. Programming and debugging rely solely on SWD (SWCLK/SWDIO pins).
How many GPIO pins does the ATSAMR35J17BT-I/7JX provide, and what are their key capabilities?
The ATSAMR35J17BT-I/7JX provides 27 programmable GPIO pins in its 64-ball TFBGA package. These support SERCOM (USART/I²C/SPI), TC/TCC timers, ADC inputs, analog comparators, PTC touch channels, EIC interrupts, and CCL logic-each pin configurable via PORT multiplexer with up to eight alternate functions.
What sleep modes are available on the ATSAMR35J17BT-I/7JX, and how do they impact power consumption?
The ATSAMR35J17BT-I/7JX offers four software-selectable sleep modes: Idle (CPU halted, peripherals active), Standby (clocks stopped except selected ones), Backup (retains SRAM and registers), and Off (not recommended). Combined with SleepWalking, these enable sub-μA average current in sensor polling applications by allowing autonomous peripheral wake-up without CPU involvement.
Which frequency bands does the LoRa transceiver in the ATSAMR35J17BT-I/7JX support?
The LoRa transceiver in the ATSAMR35J17BT-I/7JX supports three licensed- and license-exempt sub-GHz bands: 137–175 MHz, 410–525 MHz, and 862–1020 MHz. Band selection is configured in software; hardware supports all ranges simultaneously, enabling single-hardware global deployment compliant with regional regulations.
ATSAMR35J17BT-I/7JX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 64-TFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- LoRa™
- Modulation:
- FSK, GFSK, GMSK, MSK, OOK
- Frequency:
- 137MHz ~ 175MHz, 410MHz ~ 525MHz, 862MHz ~ 1.02GHz
- Data Rate (Max):
- -
- Power - Output:
- 20dBm
- Sensitivity:
- -148dBm
- Memory Size:
- 128kB Flash, 16kB SRAM
- Serial Interfaces:
- I2S, SPI, USART, USB
- GPIO:
- 27
- Voltage - Supply:
- 1.8V ~ 3.63V
- Current - Receiving:
- 14.8mA ~ 15.8mA
- Current - Transmitting:
- 32.5mA ~ 94.5mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-TFBGA (6x6)
ATSAMR35J17BT-I/7JX FAQ
1.How can I place an order for ATSAMR35J17BT-I/7JX through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSAMR35J17BT-I/7JX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSAMR35J17BT-I/7JX reliable?
The price and inventory of ATSAMR35J17BT-I/7JX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSAMR35J17BT-I/7JX is usually 5 days.
3.What payment methods are accepted for ATSAMR35J17BT-I/7JX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSAMR35J17BT-I/7JX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSAMR35J17BT-I/7JX?
ATSAMR35J17BT-I/7JX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSAMR35J17BT-I/7JX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSAMR35J17BT-I/7JX?
For technical support, including ATSAMR35J17BT-I/7JX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSAMR35J17BT-I/7JX requirements.
6.How does Aetrix verify that ATSAMR35J17BT-I/7JX is sourced from the original manufacturer or authorized distributors?
All ATSAMR35J17BT-I/7JX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSAMR35J17BT-I/7JX meets industry standards.
7.What is the process for return or replacement of ATSAMR35J17BT-I/7JX?
All ATSAMR35J17BT-I/7JX units undergo pre-shipment inspection (PSI). If there is an issue with ATSAMR35J17BT-I/7JX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSAMR35J17BT-I/7JX part is unused and in its original packaging.
Return procedure for ATSAMR35J17BT-I/7JX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSAMR35J17BT-I/7JX Tags
-
ESP32-D0WD-V3
Espressif Systems
-
ESP8266EX
Espressif Systems
-
ESP32-S3
Espressif Systems
-
NRF24L01P-R7
Nordic Semiconductor ASA
-
NRF24L01P-R
Nordic Semiconductor ASA
-
ESP32-U4WDH
Espressif Systems
-
DA14531-00000OG2
Renesas
-
ESP32-C6FH4
Espressif Systems
-
DA14531-00000FX2
Renesas
-
NRF24L01P-T
Nordic Semiconductor ASA
-
NRF52810-QCAA-R
Nordic Semiconductor ASA
-
ESP32-S3FN8
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
