Microchip Technology ATSTK594
- Part No.:
- ATSTK594
- Manufacturer:
- Microchip Technology
- Category:
- Accessories
- Package:
- Datasheet:
-
ATSTK594.pdf
- Description:
- BOARD FPSLIC DAUGHTER FOR STK500
- Quantity:
- Payment:

- Shipping:

Inventory:3,816
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSTK594 from Atmel (now Microchip) is a top-module development board designed to extend the STK500 starter kit with full hardware support for AT94K FPSLIC® devices - hybrid FPGA + AVR microcontroller SoCs. It provides dedicated I/O headers for Port E, UART0/UART1, TWSI, external interrupts, JTAG debugging, 32 kHz RTC crystal, and split-voltage power configuration for AL/AX variants. It enables co-design of embedded firmware and programmable logic on a single target platform.
For engineers reviewing the ATSTK594 datasheet, ATSTK594 pinout, ATSTK594 application, or ATSTK594 equivalent, this page delivers verified technical context, hardware interface details, FPGA-AVR integration guidance, configuration memory interface mapping, and STK500 expansion compatibility requirements - all specific to the AT94K FPSLIC development workflow.
Technical Context
The ATSTK594 interfaces exclusively with AT94K FPSLIC devices (e.g., AT94K10AL-25DQC), supporting both AL (3.3V core) and AX (1.8V core / 3.3V I/O) variants via jumper-selectable VDD. It routes dedicated signal paths for FPGA-AVR communication including IOSELA0, INTA0, GCLK5, FIOWEA, and ADINA[7:0], enabling synchronized interrupt-driven data exchange between the AVR core and FPGA logic.
Hardware features include dual RS-232 ports (one with RTS/CTS), on-board AT17LV010-10CC 1-Mbit TWSI-configurable EEPROM for bitstream storage, JTAG connector compliant with Atmel JTAG ICE pinout, and configurable XTAL/TOSC switching for clock source selection - all implemented without modifying the STK500 base board.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Form Factor | Top-module daughterboard for STK500 expansion header 0 and 1; requires correct orientation alignment per EXPAND0 marking. |
| Supported Devices | AT94KAL and AT94KAX FPSLIC families only - not compatible with standard AVR-only or non-FPSLIC FPGA devices. |
| Power Configuration | Split-supply support: jumper-selectable 3.3V (AL) or 1.8V (AX) core voltage; independent 3.3V I/O supply maintained in both modes. |
| Configuration Memory | On-board AT17LV010-10CC 1-Mbit serial EEPROM with TWSI interface; used for FPGA bitstream, AVR program SRAM, and FPSLIC data SRAM loading. |
| Debug Interface | JTAG connector compliant with Atmel JTAG ICE pinout (TCK/TMS/TDO/TDI/RST); supports on-chip debugging only for AT94K parts with 'J' suffix date code. |
| Clock Resources | Dedicated 32 kHz crystal for RTC; selectable XTAL source (on-board oscillator or STK500-provided clock) via XTAL switch; TOSC1/TOSC2 pins isolated via TOSC switch. |
Availability
ATSTK594 is available at Aetrix Electronics and suitable for FPGA-AVR co-design validation, FPSLIC-based industrial controller prototyping, and legacy Atmel FPSLIC migration projects requiring stable component supply and documented STK500 interoperability.
Supply support for ATSTK594 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Atmel Corporation - acquired by Microchip Technology in 2016 - specialized in microcontrollers, programmable logic, and mixed-signal SoCs for embedded systems.
The ATSTK594 belongs to Atmel's FPSLIC development tool ecosystem, designed specifically to accelerate hardware-software co-verification of FPGA-augmented AVR microcontroller applications before tape-out.
FAQ
What is the primary function of the ATSTK594 in an STK500-based development setup?
The ATSTK594 serves as a top-module expansion board that adds full hardware support for AT94K FPSLIC devices to the STK500 starter kit. It provides dedicated physical interfaces - including Port E, dual UARTs, TWSI, JTAG, and split-power jumpers - required to configure, debug, and validate FPGA-AVR co-designs. The ATSTK594 does not operate standalone; it must be correctly mounted on STK500 expansion headers 0 and 1 to enable AT94K device programming and real-time co-verification using System Designer tools.
Which AT94K device variants are supported by the ATSTK594, and how is voltage configuration handled?
The ATSTK594 supports both AT94KAL (3.3V core) and AT94KAX (1.8V core / 3.3V I/O) variants. Voltage configuration is managed via a physical jumper labeled "AL/AX" on the board: setting it to AL supplies 3.3V to VDD, while AX position enables 1.8V core voltage through an onboard regulator. This ensures safe operation across process generations without requiring STK500 modifications. The ATSTK594 documentation explicitly confirms compatibility with AT94K10AL-25DQC and AT94K40AL-25DQC devices found on shipped boards.
Does the ATSTK594 provide a second RS-232 port with full hardware flow control?
The ATSTK594 includes a second RS-232C port with RTS and CTS signal lines physically present on the connector, but the underlying AT94K device does not implement hardware RTS/CTS control in silicon. Flow control must be handled in software - either by the AVR firmware or FPGA logic - using those pins as general-purpose I/O. If external equipment requires hardware handshake, a jumper shorting RTS to CTS may be used to satisfy level-sensitive protocol expectations, though true bidirectional handshaking requires custom implementation. This limitation is documented in Section 2.6.1 of the ATSTK594 User Guide.
How is configuration data loaded into the AT94K device when using the ATSTK594?
Configuration data for the AT94K device is loaded from the on-board AT17LV010-10CC 1-Mbit EEPROM via its TWSI interface. During power-up or reset, the AT94K initiates master-mode auto-configuration using its internal oscillator to drive CCLK, reading the combined bitstream containing FPGA logic, AVR program SRAM, and FPSLIC data SRAM. The ATSTK594 exposes the TWSI pins (SCL/SDA) on a 4-pin CONFIG header, allowing connection to the embedded AVR's I/O for runtime reconfiguration or non-volatile data storage access - all managed by the Bitstream Generator utility within System Designer.
Is the ATSTK594 compatible with modern development tools like Atmel Studio or Microchip MPLAB?
No - the ATSTK594 is designed exclusively for use with Atmel's legacy System Designer suite (v3.x), which includes Mentor Graphics tools (ModelSim, LeonardoSpectrum) and the Configuration Programming System (CPS). It predates Atmel Studio and is incompatible with current Microchip MPLAB environments. Required software - including System Designer, CPS, and AVR Studio 3.2+ - is distributed on CD-ROM and depends on Windows 95/98/2000/NT 4.0. No official drivers, plugins, or migration paths exist for modern IDEs; continued use requires maintaining a legacy OS environment as specified in Section 3.1 of the ATSTK594 User Guide.
ATSTK594 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Packaging:
- -
- Product Status:
- Obsolete
- Accessory Type:
- Daughter Board
- For Use With/Related Products:
- STK500
ATSTK594 FAQ
1.How can I place an order for ATSTK594 through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSTK594 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSTK594 reliable?
The price and inventory of ATSTK594 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSTK594 is usually 5 days.
3.What payment methods are accepted for ATSTK594?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSTK594 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSTK594?
ATSTK594 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSTK594 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSTK594?
For technical support, including ATSTK594 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSTK594 requirements.
6.How does Aetrix verify that ATSTK594 is sourced from the original manufacturer or authorized distributors?
All ATSTK594 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSTK594 meets industry standards.
7.What is the process for return or replacement of ATSTK594?
All ATSTK594 units undergo pre-shipment inspection (PSI). If there is an issue with ATSTK594, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSTK594 part is unused and in its original packaging.
Return procedure for ATSTK594:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSTK594 Tags

-
261
Adafruit Industries LLC

-
5385
Adafruit Industries LLC

-
FIT0587
DFRobot

-
PRT-14427
SparkFun Electronics

-
PRT-10474
SparkFun Electronics

-
PRT-15109
SparkFun Electronics

-
PRT-11417
SparkFun Electronics

-
FIT0586
DFRobot

-
1131
Adafruit Industries LLC
-
MIKROE-485
MikroElektronika

-
2223
Adafruit Industries LLC
-
PRT-14017
SparkFun Electronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
