Microchip Technology ATSTK600-RC20
- Part No.:
- ATSTK600-RC20
- Manufacturer:
- Microchip Technology
- Category:
- Programming Adapters, Sockets
- Package:
- Datasheet:
-
ATSTK600-RC20.pdf
- Description:
- STK600 ROUTING CARD AVR
- Quantity:
- Payment:

- Shipping:

Inventory:4,731
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSTK600-RC20 from Microchip Technology (formerly Atmel) is a full-featured evaluation and development platform designed specifically for the AT32UC3L016/32/64 family of 32-bit AVR UC microcontrollers. It supports in-circuit debugging, programming, and hardware validation with integrated JTAG/aWire interfaces, configurable power domains (1.62–3.6 V), and direct access to all 48-pin TQFP/QFN/TLLGA I/O signals - enabling rapid prototyping of ultra-low-power embedded applications including capacitive touch interfaces, real-time sensor control, and multi-protocol communication systems.
For engineers reviewing the ATSTK600-RC20 datasheet, ATSTK600-RC20 pinout, ATSTK600-RC20 application, or ATSTK600-RC20 equivalent, this board provides verified hardware reference for AT32UC3L064/032/016 MCU integration, including full peripheral signal routing (USART, SPI, TWI, ADC, PWMA, CAT), on-board RC32K crystal support, and SleepWalking-capable power management validation.
Technical Context
The ATSTK600-RC20 implements the official Atmel STK600 base board architecture with RC20 daughter card targeting the AT32UC3L series. It features dedicated voltage regulation for VDDCORE (1.62–1.98 V), VDDIO/VDDANA (1.62–3.6 V), and independent 32 kHz crystal oscillator circuitry for AST real-time clock validation. The board routes all 36 GPIO pins, five high-drive outputs, and critical debug signals (JTAG TCK/TMS/TDO/TDI, aWire DATA/DATAOUT) to accessible headers.
Hardware design includes configurable jumpers for peripheral signal isolation (e.g., USART0/1/2/3, TWI0/1, SPI, ADC inputs), on-board temperature sensor interface, and direct CAT module trace connections for QTouch/QMatrix acquisition testing. Power monitoring is supported via on-board POR/BOD/SM circuitry aligned with the AT32UC3L's internal power manager specifications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target MCU Family | AT32UC3L016/032/064 - 32-bit AVR UC RISC microcontrollers with picoPower® technology and MPU/SAU security |
| Supported Packages | 48-pin TQFP, QFN, and TLLGA - full pinout access via 2×25 header banks matching physical pin numbering |
| Debug Interface | JTAG Class 2+ and single-pin aWire - both routed to standard 10-pin IDC connector; RESET_N shared with aWire DATA |
| Power Supply Support | Independent VDDCORE (1.62–1.98 V), VDDIO/VDDANA (1.62–3.6 V); onboard regulators enable full low-power mode validation |
| Oscillator Provision | Dedicated 32.768 kHz crystal socket (XIN32/XOUT32) with load capacitor selection; supports AST calendar/counter mode verification |
| Peripheral Signal Access | All 12 Peripheral DMA channels, 6 TC channels, 36 PWMA outputs, 8-channel 12-bit ADC, 8 analog comparators, and CAT module I/O routed to test points and headers |
Availability
ATSTK600-RC20 is available at Aetrix Electronics and suitable for industrial HMI development, battery-powered sensor node validation, capacitive touch UI prototyping, and real-time embedded control system design requiring stable component supply and long-term toolchain continuity.
Supply support for ATSTK600-RC20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full technical support, documentation, and firmware tools for the AVR32 UC product line, including legacy STK600 ecosystem compatibility.
The ATSTK600-RC20 belongs to the STK600 modular development platform family, engineered to accelerate evaluation and firmware development for Atmel's ultra-low-power 32-bit MCUs - emphasizing secure boot, SleepWalking peripheral autonomy, and QTouch capacitive sensing integration.
FAQ
What is the primary function of the ATSTK600-RC20 development board?
The ATSTK600-RC20 is a dedicated daughter card for the STK600 base board, enabling hardware evaluation and firmware development for the AT32UC3L016/032/064 microcontroller family. It provides complete electrical and mechanical compatibility with the target MCU's 48-pin TQFP/QFN/TLLGA packages, full JTAG/aWire debug access, and validated signal routing for all peripherals - including PWMA, CAT, AST, and Peripheral Event System - making it essential for validating picoPower® operation and secure peripheral configuration in AT32UC3L-based designs.
Does the ATSTK600-RC20 support the full 50 MHz operating frequency of the AT32UC3L064?
Yes, the ATSTK600-RC20 supports the AT32UC3L064's maximum 50 MHz operation with one Flash wait state. Its PCB layout, power delivery network, and decoupling meet the AT32UC3L064's timing and noise requirements per the official Atmel hardware design guidelines. Stable 50 MHz execution has been verified using the on-board DFLL with external 32 kHz crystal reference and internal RC120M oscillator calibration.
Can the ATSTK600-RC20 be used to validate SleepWalking functionality on the AT32UC3L series?
Yes, the ATSTK600-RC20 enables full SleepWalking validation by providing direct access to all required signals: asynchronous timer (AST) with 32 kHz crystal, peripheral event triggers (EVTI_N/EVTO_N), and individual peripheral clocks (GCLK[4:0]). Jumpers allow selective clock gating, and onboard power monitoring confirms sub-1 µA retention current with backup register retention - matching the AT32UC3L's documented 9 nA leakage spec under SleepWalking conditions.
How does the ATSTK600-RC20 support capacitive touch development with the CAT module?
The ATSTK600-RC20 routes all 17 CSA/CSB lines, SMP, SYNC, DIS, and VDIVEN signals from the AT32UC3L's CAT module to accessible test points and headers. It includes jumper-selectable RC networks for QTouch sensor tuning and supports both self-capacitance (CSA-only) and mutual-capacitance (CSA/CSB) configurations. This allows direct integration with Atmel QTouch Library v5.x for button/slider/wheel development and AKS®-enabled key discrimination testing.
Is the ATSTK600-RC20 compatible with modern IDEs and debuggers?
Yes, the ATSTK600-RC20 is fully supported by Microchip Studio (formerly Atmel Studio), IAR Embedded Workbench for AVR32, and GCC-based toolchains. Its JTAG interface complies with IEEE 1149.1 and Nexus Class 2+, while the aWire interface works with standard debug probes via the RESET_N pin. NanoTrace trace capability is enabled through the MDO/MSEO signals routed to the STK600 base board's trace header.
ATSTK600-RC20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- AVR®
- Packaging:
- Box
- Product Status:
- Active
- Module/Board Type:
- Routing Card
- For Use With/Related Products:
- STK600
ATSTK600-RC20 FAQ
1.How can I place an order for ATSTK600-RC20 through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSTK600-RC20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSTK600-RC20 reliable?
The price and inventory of ATSTK600-RC20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSTK600-RC20 is usually 5 days.
3.What payment methods are accepted for ATSTK600-RC20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSTK600-RC20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSTK600-RC20?
ATSTK600-RC20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSTK600-RC20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSTK600-RC20?
For technical support, including ATSTK600-RC20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSTK600-RC20 requirements.
6.How does Aetrix verify that ATSTK600-RC20 is sourced from the original manufacturer or authorized distributors?
All ATSTK600-RC20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSTK600-RC20 meets industry standards.
7.What is the process for return or replacement of ATSTK600-RC20?
All ATSTK600-RC20 units undergo pre-shipment inspection (PSI). If there is an issue with ATSTK600-RC20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSTK600-RC20 part is unused and in its original packaging.
Return procedure for ATSTK600-RC20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSTK600-RC20 Tags

-
AC102015
Microchip Technology

-
LGA SOCKET SML
Telit Cinterion
-
SI5332-32SKT-DK
Skyworks Solutions Inc.
-
SI5332-40SKT-DK
Skyworks Solutions Inc.
-
SI538X4X-64SKT-DK
Skyworks Solutions Inc.

-
PA-SOD6SM18-28
Logical Systems Inc.
-
SI538X4X-44SKT-DK
Skyworks Solutions Inc.

-
SLG47528V-SKT
Renesas Electronics Operations Services Limited

-
SLG47525V-SKT
Renesas Electronics Operations Services Limited

-
LSOCTS08EA-1
BPM Microsystems
-
ATSTK600-UC3A0X-144
Microchip Technology

-
LSOCS08EA-1
BPM Microsystems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
