Microchip Technology ATSTK600-SC21
- Part No.:
- ATSTK600-SC21
- Manufacturer:
- Microchip Technology
- Category:
- Programming Adapters, Sockets
- Package:
- Datasheet:
-
ATSTK600-SC21.pdf
- Description:
- STK600 QFN-64 SOCKET CARD AVR
- Quantity:
- Payment:

- Shipping:

Inventory:1,123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ATSTK600-SC21 from Microchip Technology (formerly Atmel) is a full-featured development and debugging platform for the AT32UC3L016/032/064 family of 32-bit AVR UC microcontrollers. It supports on-chip debug via JTAG and aWire, provides hardware-accelerated capacitive touch evaluation, integrates a 32kHz crystal oscillator and DFLL tuning reference, and enables real-time trace with NanoTrace through the RESET pin. It is used for rapid prototyping of ultra-low-power embedded control systems with integrated QTouch® capacitive sensing.
For engineers reviewing the ATSTK600-SC21 datasheet, ATSTK600-SC21 pinout, ATSTK600-SC21 application, or ATSTK600-SC21 equivalent, this board delivers validated hardware support for evaluating picoPower® operation modes, SleepWalking peripheral event triggering, secure FlashVault library integration, and multi-channel PWM-driven LCD backlight or motor control - all using the AT32UC3L064 target MCU mounted on-board.
Technical Context
The ATSTK600-SC21 is a dedicated STK600-compatible socketed evaluation platform configured specifically for the AT32UC3L064 in 48-pin TQFP package. It includes pre-mounted target MCU, onboard debugger (JTAG/aWire), programmable clock sources (32kHz XTAL, DFLL reference), and dedicated capacitive touch sensor pads interfaced to the CAT module's CSA/CSB channels.
It implements full Nexus Class 2+ debug infrastructure, enabling non-intrusive runtime control, program/data trace, and single-pin aWire access muxed with RESET_N. The board routes all 36 GPIOs, five high-drive pins, ADC inputs, TWI/SPI/USART signals, and PWM outputs to accessible headers - preserving full peripheral DMA, Peripheral Event System, and MPU/SAU functionality of the target device.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target MCU | AT32UC3L064 (64KB Flash, 16KB SRAM, 50MHz max, 48-pin TQFP) |
| Debug Interface | JTAG and single-pin aWire (muxed with RESET_N); supports NanoTrace trace |
| Capacitive Touch Support | On-board QTouch® sensor pads connected to CAT module CSA[0–16]/CSB[0–16] pins |
| Clock Sources | 32kHz crystal (XIN32/XOUT32), DFLL reference input, RC32K output on PA20 |
| Power Supply | Single 1.62–3.6V input; supports VDDCORE (1.62–1.98V), VDDIO, VDDANA rails |
| GPIO Access | All 36 GPIOs routed to expansion headers; includes five high-drive I/O pins (PA02/PA06/PA08/PA09/PB01) |
| Peripheral Routing | Full access to 4× USART, 2× TWI, 1× SPI, 6× TC channels, 36× PWM, 8× ADC, 8× AC, AST, FREQM |
Availability
ATSTK600-SC21 is available at Aetrix Electronics and suitable for embedded control development, capacitive touch UI validation, low-power RTOS integration, and industrial sensor node prototyping requiring stable component supply and long-term toolchain continuity.
Supply support for ATSTK600-SC21 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for the AVR32 UC product line, including documentation, tools, and firmware libraries.
The ATSTK600-SC21 belongs to the STK600 modular development platform family, designed explicitly to accelerate evaluation and firmware development for Atmel's picoPower® 32-bit AVR UC microcontrollers with integrated security, capacitive touch, and ultra-low-power peripherals.
FAQ
What is the primary target microcontroller supported by the ATSTK600-SC21?
The ATSTK600-SC21 is configured and validated for the AT32UC3L064 - a 64KB Flash, 16KB SRAM, 50MHz 32-bit AVR UC microcontroller in 48-pin TQFP package. It also supports AT32UC3L032 and AT32UC3L016 variants via socket replacement, but the board's default firmware, clock configuration, and touch layout are optimized for the AT32UC3L064. The ATSTK600-SC21 includes all necessary power regulation, clocking, and debug infrastructure to run AT32UC3L064 out-of-box.
Does the ATSTK600-SC21 support both JTAG and aWire debug interfaces?
Yes, the ATSTK600-SC21 fully supports both JTAG and aWire debug protocols for the AT32UC3L064. The aWire interface uses the RESET_N pin as a single-wire bidirectional channel, enabling full Nexus Class 2+ debug capabilities - including non-intrusive trace, runtime control, and memory access - without occupying dedicated debug pins. JTAG remains available via standard 10-pin header for use with external debuggers or when aWire is disabled.
How is capacitive touch evaluation implemented on the ATSTK600-SC21?
The ATSTK600-SC21 includes dedicated PCB-mounted capacitive touch sensor pads wired directly to the CAT module's CSA and CSB pins of the AT32UC3L064. These pads support QTouch® acquisition for up to 17 self-capacitive or 16×8 mutual-capacitive sensors. The board enables hardware-accelerated touch detection, autonomous wakeup from sleep modes, and seamless integration with the official QTouch Library - allowing immediate evaluation of buttons, sliders, and wheels without external components.
Can the ATSTK600-SC21 be used to evaluate ultra-low-power features like SleepWalking?
Yes, the ATSTK600-SC21 provides complete hardware support for evaluating SleepWalking and other picoPower® features of the AT32UC3L064. It routes all required signals - including peripheral event triggers (EVTI_N/EVTO_N), asynchronous timer (AST) inputs, and wake-capable GPIOs - to accessible test points and headers. The onboard 32kHz crystal and DFLL reference allow precise low-power timing validation, and the board's power monitoring enables accurate current measurement down to nanoamp levels during deep-sleep states.
Is FlashVault technology and Secure State operation testable on the ATSTK600-SC21?
Yes, the ATSTK600-SC21 enables full validation of FlashVault technology and Secure State execution on the AT32UC3L064. The board supports programming of secure libraries into protected Flash regions, and its debug infrastructure allows verification of MPU/SAU-enforced memory isolation. Developers can load secure code into the AT32UC3L064's locked sections and confirm that non-secure software cannot read or execute it - validating end-product IP protection before mass production.
ATSTK600-SC21 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- AVR®
- Packaging:
- Box
- Product Status:
- Active
- Module/Board Type:
- Socket Adapter
- For Use With/Related Products:
- STK600
ATSTK600-SC21 FAQ
1.How can I place an order for ATSTK600-SC21 through Aetrix?
Please submit a Request for Quotation (RFQ) for ATSTK600-SC21 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ATSTK600-SC21 reliable?
The price and inventory of ATSTK600-SC21 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ATSTK600-SC21 is usually 5 days.
3.What payment methods are accepted for ATSTK600-SC21?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ATSTK600-SC21 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ATSTK600-SC21?
ATSTK600-SC21 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ATSTK600-SC21 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ATSTK600-SC21?
For technical support, including ATSTK600-SC21 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ATSTK600-SC21 requirements.
6.How does Aetrix verify that ATSTK600-SC21 is sourced from the original manufacturer or authorized distributors?
All ATSTK600-SC21 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ATSTK600-SC21 meets industry standards.
7.What is the process for return or replacement of ATSTK600-SC21?
All ATSTK600-SC21 units undergo pre-shipment inspection (PSI). If there is an issue with ATSTK600-SC21, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ATSTK600-SC21 part is unused and in its original packaging.
Return procedure for ATSTK600-SC21:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ATSTK600-SC21 Tags

-
AC102015
Microchip Technology

-
LGA SOCKET SML
Telit Cinterion
-
SI5332-32SKT-DK
Skyworks Solutions Inc.
-
SI5332-40SKT-DK
Skyworks Solutions Inc.
-
SI538X4X-64SKT-DK
Skyworks Solutions Inc.

-
PA-SOD6SM18-28
Logical Systems Inc.
-
SI538X4X-44SKT-DK
Skyworks Solutions Inc.

-
SLG47528V-SKT
Renesas Electronics Operations Services Limited

-
SLG47525V-SKT
Renesas Electronics Operations Services Limited

-
LSOCTS08EA-1
BPM Microsystems
-
ATSTK600-UC3A0X-144
Microchip Technology

-
LSOCS08EA-1
BPM Microsystems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
