My Inquiry
My Account
Diodes Incorporated AUR9707AGD
- Part No.:
- AUR9707AGD
- Manufacturer:
- Diodes Incorporated
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
AUR9707AGD.pdf
- Description:
- IC REG BUCK ADJ 1A DL 12WDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,113
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AUR9707AGD from BCD Semiconductor Manufacturing Limited is a dual-channel, synchronous PWM step-down DC-DC converter with integrated high-side and low-side MOSFETs, 1.5 MHz fixed switching frequency, 600 mV feedback reference, and automatic PWM/LDO mode switching. It delivers up to 1 A per channel across 2.5 V–5.5 V input, supports adjustable output from 1 V to 3.3 V, and integrates IOVP, UVLO, thermal shutdown, and soft-start for portable power rail regulation.
For engineers reviewing the AUR9707AGD datasheet, AUR9707AGD pinout, AUR9707AGD application, or AUR9707AGD equivalent, this device is selected for dual-rail battery-powered systems requiring high efficiency at light-to-heavy loads, compact layout with no external Schottky diodes, and robust overvoltage/thermal protection in WDFN-3×3-12 packaging.
Technical Context
The AUR9707AGD employs peak-current-mode control with internal oscillator and compensation, enabling stable regulation without external loop components. Its dual independent channels share GND and thermal sensing but feature separate enable, feedback, and LX pins-supporting asynchronous operation and independent output programming.
It implements automatic transition between PWM (for high efficiency under medium/heavy load) and LDO-like 100% duty-cycle mode (for ultra-low dropout and minimal quiescent current at light load), driven by real-time load monitoring and internal error amplifier response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V - supports single-cell Li-ion, Li-polymer, and regulated 3.3 V/5 V rails without external pre-regulation. |
| Output Current per Channel | 1 A continuous - sufficient for core logic, memory, and I/O rails in handheld devices. |
| Switching Frequency | 1.5 MHz (typ.) - enables use of ≤2.2 µH inductors and small ceramic output capacitors for space-constrained PCBs. |
| Feedback Reference Voltage | 600 mV ±2.5% - allows precise output setting via resistor divider; reduces divider current and improves light-load accuracy. |
| Integrated Protection | IOVP (6 V), UVLO (1.8 V with 0.1 V hysteresis), TSD (150 °C), and thermal shutdown - eliminates need for discrete protection circuitry. |
| Quiescent Current | 0.1–1 µA in shutdown - minimizes battery drain during system sleep states. |
| Power Switch RDS(ON) | P-MOSFET: 0.28 Ω, N-MOSFET: 0.38 Ω @ 200 mA - ensures >90% peak efficiency at 3.6 V input / 2.5 V output. |
Pinout & Package
The AUR9707AGD is housed in a thermally enhanced WDFN-3×3-12 package with exposed pad for improved heat dissipation and low θJA (41 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7 | VIN2, VIN1 | Independent input supply pins per channel; voltage difference must not exceed ±0.3 V to prevent damage. |
| 2, 8 | LX2, LX1 | Switch-node connections to external inductors; require tight layout and minimal trace area to reduce EMI and ringing. |
| 3, 9 | GND | Common ground reference for both power stages and analog circuitry; must be low-impedance connection to PCB ground plane. |
| 4, 10 | FB1, FB2 | Resistive divider feedback inputs; high-impedance (30 nA bias) - sensitive to noise; routed away from LX nodes. |
| 6, 12 | EN1, EN2 | Active-high enable inputs; support independent channel sequencing and power-state control (e.g., wake-up timing). |
| 5, 11 | NC | No internal connection - must remain unconnected or tied to GND per layout best practice; no signal routing allowed. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent buck regulators | Enables simultaneous generation of two optimized power rails (e.g., core + I/O) with separate enable and feedback paths. |
| Internal synchronous MOSFETs | Eliminates external Schottky diodes and associated conduction losses - improves efficiency by ~8–12% vs. asynchronous designs. |
| Automatic PWM/LDO mode switching | Maintains >85% efficiency down to 10 µA load without manual mode control or external circuitry. |
| Built-in input overvoltage protection (IOVP) | Clamps at 6 V - protects downstream circuitry from USB transient surges or charger overvoltage events. |
| Thermal shutdown with hysteresis | Shuts down at 150 °C and resumes only after cooling to ~135 °C - prevents thermal runaway in sealed enclosures. |
Applications
| Mobile Phone Power Management | Digital Camera Core Supply |
|---|---|
|
Use Scenario: Dual-rail power for application processor core (1.2 V) and memory interface (1.8 V) in slim smartphone designs. IC Role / Device Role / Timing Role: Primary DC-DC regulator delivering tightly regulated, low-noise, high-efficiency power with fast transient response. Use Value: Enables 100% duty-cycle LDO mode during deep-sleep states to extend battery life while maintaining rail integrity. |
Use Scenario: Independent 2.5 V and 3.3 V supplies for CMOS image sensor and ISP in compact digital cameras. IC Role / Device Role / Timing Role: Synchronous buck converter providing ripple-free, low-ESR output with integrated soft-start to avoid sensor reset glitches. Use Value: 1.5 MHz operation allows use of 2.2 µH inductors - reducing board area by >40% vs. 500 kHz alternatives. |
| MP3 Player Audio Codec Supply | Notebook Computer I/O Rail |
|
Use Scenario: Clean, low-noise 1.5 V supply for audio DAC/ADC in battery-powered portable audio players. IC Role / Device Role / Timing Role: High PSRR buck regulator with minimized switching noise coupling into analog signal paths. Use Value: Integrated 600 mV reference and low-feedback current (30 nA) improve output accuracy and reduce divider-induced noise. |
Use Scenario: Post-regulation of 5 V USB or adapter-derived rail to generate 3.3 V and 1.8 V for USB controller and card reader. IC Role / Device Role / Timing Role: Dual-channel PMIC section handling dynamic load steps from hot-plug events and bus arbitration. Use Value: Independent EN pins allow staggered startup to limit inrush current; IOVP prevents damage from faulty adapters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RT8070ZSP | Single-channel, 2 A output, 2.5–5.5 V input, 600 mV VREF, no IOVP | Lacks dual-channel capability and input overvoltage protection - requires external TVS for USB-connected systems. | Select when only one regulated rail is needed and board space permits discrete IOVP implementation. |
| TPS62400DRVR | Dual-channel, 600 mV VREF, 1.2–5.5 V input, 1.2 A per channel, 2.25 MHz fSW, no IOVP or LDO mode | Higher switching frequency increases efficiency at light load but demands tighter layout; lacks automatic mode switching. | Prefer for higher-frequency designs where PCB area is constrained and thermal margin allows no LDO fallback. |
Compared with RT8070ZSP and TPS62400DRVR, the AUR9707AGD uniquely combines dual-channel integration, built-in IOVP, and seamless PWM/LDO mode transition - making it optimal for space-limited, battery-sensitive dual-rail systems where reliability under input transients is critical.
Availability
AUR9707AGD is available at Aetrix Electronics and suitable for mobile phone power management, digital camera core supply, and MP3 player audio codec regulation requiring stable component supply, RoHS-compliant green packaging, and long-term lifecycle continuity.
Supply support for AUR9707AGD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
BCD Semiconductor Manufacturing Limited is a Shanghai-based analog and power IC designer and foundry owner, specializing in high-efficiency power management solutions for portable and consumer electronics.
The AUR9707 belongs to BCD's AUR-series dual-channel DC-DC converters, engineered specifically for compact, battery-powered devices needing dual independent rails with minimal external components and robust protection.
FAQ
What is the maximum allowable voltage difference between VIN1 and VIN2?
The absolute maximum voltage difference between VIN1 and VIN2 is ±0.3 V, as specified in the Absolute Maximum Ratings table. Exceeding this causes irreversible damage due to internal substrate bias violation. Designers must ensure both inputs derive from the same source or use matched regulators with tight tolerance tracking.
Can the AUR9707AGD operate with only one channel enabled?
Yes - EN1 and EN2 are independently controlled. Disabling one channel (by pulling its EN pin low) places that channel in shutdown mode with <1 µA quiescent current, while the other remains fully operational. No cross-talk or performance degradation occurs, and GND remains shared.
Is an external compensation network required for stability?
No - the AUR9707AGD integrates full internal compensation. Stability is guaranteed with standard 2.2 µH inductors and 10 µF ceramic output capacitors, as validated in the Typical Application Circuit (Figure 23) and Table 1. Adding external compensation may destabilize the loop.
Does the AUR9707AGD support forced PWM mode?
No - the device uses automatic PWM/LDO mode switching based on load current and internal control logic. There is no pin or register to force continuous PWM operation; the LDO mode is inherent to its architecture and cannot be disabled.
AUR9707AGD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Diodes Incorporated
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- 3.3V
- Current - Output:
- 1A
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 80°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- W-DFN3030-12
AUR9707AGD FAQ
1.How can I place an order for AUR9707AGD through Aetrix?
Please submit a Request for Quotation (RFQ) for AUR9707AGD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AUR9707AGD reliable?
The price and inventory of AUR9707AGD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AUR9707AGD is usually 5 days.
3.What payment methods are accepted for AUR9707AGD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AUR9707AGD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AUR9707AGD?
AUR9707AGD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AUR9707AGD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AUR9707AGD?
For technical support, including AUR9707AGD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AUR9707AGD requirements.
6.How does Aetrix verify that AUR9707AGD is sourced from the original manufacturer or authorized distributors?
All AUR9707AGD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AUR9707AGD meets industry standards.
7.What is the process for return or replacement of AUR9707AGD?
All AUR9707AGD units undergo pre-shipment inspection (PSI). If there is an issue with AUR9707AGD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AUR9707AGD part is unused and in its original packaging.
Return procedure for AUR9707AGD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AUR9707AGD Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
