NXP Semiconductors BF1102R,135
- Part No.:
- BF1102R,135
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
BF1102R,135.pdf
- Description:
- RF MOSFET 5V 6TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BF1102R,135 from NXP Semiconductors is a dual N-channel dual-gate MOSFET in SOT363 package, designed for low-noise VHF/UHF gain-controlled amplification at 5 V supply. It features two matched amplifier sections sharing source and gate 2 terminals, with typical forward transfer admittance |yfs| = 43 mS, noise figure = 2 dB at 800 MHz, and cross-modulation input level = 100 dBμV at 40 dB AGC - enabling high-fidelity signal amplification in TV tuners and professional comms receivers.
For engineers reviewing the BF1102R,135 datasheet, BF1102R,135 pinout, BF1102R,135 application, or BF1102R,135 equivalent, key selection criteria include dual-gate AGC linearity, 5 V operation compatibility, SOT363 thermal resistance (Rth j-s = 240 K/W), and verified cross-modulation performance under real-world RF front-end conditions.
Technical Context
The BF1102R,135 integrates two identical N-channel dual-gate MOSFETs with internally connected sources and gate 2 pins, enabling compact dual-amplifier topologies. Its internal bias circuit ensures DC stabilization at 5 V, while integrated gate-source diodes provide surge protection without external components.
Each MOSFET operates with drain-source voltage up to 7 V, drain current up to 40 mA, and total power dissipation of 200 mW at Ts ≤ 102 °C. Dynamic performance is characterized at VDS = 5 V, VG2-S = 4 V, ID = 15 mA, delivering consistent yfs, Ciss, and noise figure across VHF–UHF bands.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS max | 7 V - sets maximum RF signal swing and supply headroom for VHF/UHF LNA stages |
| |yfs| typ | 43 mS - determines small-signal gain per stage; enables >12 dB gain at 50 MHz with minimal external biasing |
| Noise figure | 2 dB at 800 MHz - meets stringent low-noise requirements for UHF tuner front-ends |
| Cig1-s typ | 2.8 pF - defines input matching network complexity and tuning range at VHF frequencies |
| Xmod @ 40 dB AGC | 100 dBμV - quantifies intermodulation immunity during strong-signal reception in broadcast environments |
| Rth j-s | 240 K/W - governs thermal derating above 102 °C solder point temperature in compact PCB layouts |
| Tj max | 150 °C - defines absolute junction temperature limit for continuous operation in sealed enclosures |
Pinout & Package
SOT363 micro-miniature plastic surface-mounted package (6-pin, 2.2 mm × 1.35 mm footprint) with 0.65 mm pitch; optimized for RF layout density and thermal conduction via shared source pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Gate 1 (Amplifier 1) | RF input control terminal for first amplifier; referenced to shared source; requires DC blocking and AGC coupling |
| 2 | Source (shared) | Common source node for both MOSFETs; electrically tied to substrate; serves as RF ground reference |
| 3 | Drain (Amplifier 1) | RF output node for first amplifier; connects to tuned load or interstage coupling network |
| 4 | Drain (Amplifier 2) | RF output node for second amplifier; independent of Drain 1; supports dual-path signal processing |
| 5 | Gate 2 (shared) | Common AGC control terminal for both amplifiers; sets transconductance via DC voltage (typically 4 V) |
| 6 | Gate 1 (Amplifier 2) | RF input control terminal for second amplifier; mirror of Pin 1; enables symmetrical dual-tuner designs |
Key Features
| Feature | Design Value |
|---|---|
| Dual-gate architecture | Enables independent RF input (Gate 1) and gain control (Gate 2) for stable AGC without feedback loops |
| Shared source & Gate 2 | Reduces component count and layout area in dual-channel TV tuner IF/RF modules |
| Integrated gate-source diodes | Eliminates need for external ESD protection in consumer-grade tuner assemblies |
| 5 V optimized operation | Matches standard digital supply rails, simplifying power domain integration in mixed-signal systems |
| High yfs/Cig1-s ratio | Delivers superior gain-bandwidth product for wideband VHF applications (e.g., 47–230 MHz terrestrial TV) |
Applications
| Television Tuner Front-End | Professional UHF Receiver |
|---|---|
Use Scenario: Amplifying weak over-the-air broadcast signals in analog/digital TV set-top boxes before IF conversion. IC Role / Device Role / Timing Role: Dual-gate low-noise amplifier providing variable gain control (AGC) across VHF/UHF bands. Use Value: Achieves 2 dB noise figure at 800 MHz and 100 dBμV cross-modulation threshold, ensuring robust reception in multi-path urban environments. | Use Scenario: Signal conditioning in portable land-mobile radio receivers operating in 400–500 MHz public safety bands. IC Role / Device Role / Timing Role: Dual-channel RF preamplifier with independent Gate 1 inputs and common AGC (Gate 2) for diversity reception. Use Value: Shared source and Gate 2 reduce PCB area by 30% vs. discrete MOSFET solutions while maintaining 43 mS forward admittance per channel. |
| FM Radio IF Amplifier | Wireless Microphone Receiver |
Use Scenario: Low-noise amplification of 10.7 MHz IF signals in high-fidelity FM radio receivers. IC Role / Device Role / Timing Role: Dual-gate gain-controlled amplifier stabilizing IF signal level against antenna impedance variations. Use Value: Cross-modulation performance (Xmod = 100 dBμV at 40 dB AGC) prevents adjacent-channel interference in crowded broadcast bands. | Use Scenario: RF front-end amplification in battery-powered wireless microphone base stations operating at 174–216 MHz. IC Role / Device Role / Timing Role: Dual-channel LNA supporting simultaneous reception of multiple microphone channels. Use Value: SOT363 package enables compact 2×2 cm PCB layout; 200 mW power rating supports continuous operation at ambient temperatures up to 70 °C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate MOSFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BF1102,135 | Same die, different marking (W1 vs W2-); identical electrical specs and pinout | Identical functional use; no design change required | Select BF1102,135 only if legacy marking or traceability to original BF1102 revision is required |
| MRF901LT1G | Single-gate LDMOS; higher Ptot (350 mW); no dual-gate AGC capability | Requires external AGC circuitry; unsuitable for direct gain-control architectures | Choose only when higher output power (>40 mA drain current) is needed and AGC is implemented digitally |
Compared with BF1102,135 and MRF901LT1G, the BF1102R,135 uniquely delivers integrated dual-gate AGC in a space-constrained SOT363 package - eliminating external control components and enabling true analog gain stabilization without sacrificing noise performance.
Availability
BF1102R,135 is available at Aetrix Electronics and suitable for television tuners, professional UHF receivers, FM radio IF stages, wireless microphone systems, and VHF communications equipment requiring stable component supply across long-lifecycle consumer and industrial programs.
Supply support for BF1102R,135 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in high-performance RF, analog, and mixed-signal solutions for automotive, industrial, and consumer applications.
The BF1102R,135 belongs to NXP's legacy dual-gate MOSFET product line, engineered specifically for low-noise, gain-controlled amplification in VHF/UHF broadcast and communications equipment operating from 5 V supplies.
FAQ
What is the maximum drain-source voltage rating for BF1102R,135?
The BF1102R,135 has a maximum drain-source voltage (VDS) rating of 7 V, as specified in the Absolute Maximum Ratings table. This value defines the upper limit for RF signal swing and DC bias headroom. Exceeding 7 V risks permanent device failure. The BF1102R,135 is intended for 5 V supply systems, where this margin accommodates transient peaks while maintaining reliable operation in VHF/UHF amplifier stages.
How does BF1102R,135 differ from BF1102,135?
The BF1102R,135 and BF1102,135 share identical electrical specifications, thermal characteristics, pinout, and package (SOT363). The only documented difference is the marking code: BF1102R,135 uses "W2-" while BF1102,135 uses "W1". Both are manufactured by NXP on the same process and are functionally interchangeable in all circuit implementations described in the datasheet.
What is the typical noise figure of BF1102R,135 and at what frequency is it measured?
The BF1102R,135 has a typical noise figure of 2 dB, measured at 800 MHz under conditions of VDS = 5 V, VG2-S = 4 V, ID = 15 mA, and YS = YS opt>. This value is confirmed in Table 2 of the datasheet and reflects its suitability for UHF tuner front-ends where low-noise amplification is critical to signal-to-noise ratio.
Can BF1102R,135 be used in 3.3 V applications?
The BF1102R,135 is explicitly designed for 5 V applications, as stated in the FEATURES section. Its internal bias circuit, gate threshold voltages (VG1-S(th) = 0.3–1.0 V, VG2-S(th) = 0.3–1.2 V), and optimal dynamic performance (e.g., |yfs|, noise figure) are characterized at 5 V. Operation at 3.3 V may result in reduced gain, degraded noise performance, and unstable AGC behavior; NXP does not specify or guarantee functionality below 5 V.
What thermal derating applies to BF1102R,135 above 102 °C solder point temperature?
BF1102R,135 has a thermal resistance from junction to soldering point (Rth j-s) of 240 K/W. Its total power dissipation (Ptot) must be linearly derated above Ts = 102 °C, reaching zero at Tj = 150 °C. For example, at Ts = 120 °C, allowable Ptot = 200 mW × (1 − (120−102)/48) = 125 mW. This derating ensures safe junction temperature in thermally constrained PCB layouts.
BF1102R,135 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel Dual Gate
- Frequency:
- 800MHz
- Gain:
- -
- Voltage - Test:
- 5 V
- Current Rating (Amps):
- 40mA
- Noise Figure:
- 2dB
- Current - Test:
- 15 mA
- Power - Output:
- -
- Voltage - Rated:
- 7 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSSOP
BF1102R,135 FAQ
1.How can I place an order for BF1102R,135 through Aetrix?
Please submit a Request for Quotation (RFQ) for BF1102R,135 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BF1102R,135 reliable?
The price and inventory of BF1102R,135 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BF1102R,135 is usually 5 days.
3.What payment methods are accepted for BF1102R,135?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BF1102R,135 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BF1102R,135?
BF1102R,135 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BF1102R,135 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BF1102R,135?
For technical support, including BF1102R,135 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BF1102R,135 requirements.
6.How does Aetrix verify that BF1102R,135 is sourced from the original manufacturer or authorized distributors?
All BF1102R,135 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BF1102R,135 meets industry standards.
7.What is the process for return or replacement of BF1102R,135?
All BF1102R,135 units undergo pre-shipment inspection (PSI). If there is an issue with BF1102R,135, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BF1102R,135 part is unused and in its original packaging.
Return procedure for BF1102R,135:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BF1102R,135 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

