NXP Semiconductors BF1202WR,135
- Part No.:
- BF1202WR,135
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SC-82A, SOT-343
- Datasheet:
-
BF1202WR,135.pdf
- Description:
- RF MOSFET 5V CMPAK-4
- Quantity:
- Payment:

- Shipping:

Inventory:2,999
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BF1202WR from NXP Semiconductors is an enhancement-type N-channel dual-gate PoLo MOSFET with source and substrate internally connected, optimized for low-noise VHF/UHF amplifier stages in TV tuners and professional communications equipment. It delivers 30 mS typical forward transfer admittance, 1.7 pF input capacitance at gate 1, 1.1 dB noise figure at 800 MHz, and operates up to 150 °C junction temperature.
For engineers reviewing the BF1202WR datasheet, BF1202WR pinout, BF1202WR application, or BF1202WR equivalent, key selection criteria include its dual-gate AGC capability, cross-modulation performance at 40 dB AGC (100–105 dBµV), thermal resistance of 155 K/W, and SOT343R package compatibility with high-frequency layout requirements.
Technical Context
The BF1202WR uses a short-channel dual-gate structure with integrated protection diodes between each gate and source, enabling robust handling of input voltage surges. Its partly internal self-biasing circuit ensures stable DC operating point and improved cross-modulation performance under automatic gain control conditions.
It operates as a low-noise gain-controlled amplifier with gate 1 serving as RF input and gate 2 as AGC control terminal. The device exhibits 26.5 dB power gain at 800 MHz and maintains sub-2 dB noise figure across 400–800 MHz when biased at ID = 12 mA, VDS = 5 V, VG2-S = 4 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Drain-source voltage | 10 V maximum - defines safe DC/RF voltage swing headroom in tuned amplifier stages |
| Drain current | 30 mA maximum - sets upper limit for quiescent bias and RF output power capability |
| Total power dissipation | 200 mW at Ts ≤ 119 °C - determines thermal derating requirements on PCB copper area |
| Forward transfer admittance | 25–40 mS typical - directly correlates to small-signal gain and bandwidth in common-source configuration |
| Noise figure | 1.1–1.8 dB at 800 MHz - enables high-sensitivity front-end amplification in UHF receivers |
| Cross-modulation level | 100–105 dBµV at 40 dB AGC - quantifies linearity under strong interferer conditions in tuner applications |
| Thermal resistance j–s | 155 K/W - specifies junction-to-solder-point temperature rise per milliwatt, critical for thermal design |
Pinout & Package
BF1202WR is housed in the SOT343R plastic surface-mounted package - a 4-lead reverse-pinned variant with compact 2.2 × 1.35 mm footprint and 0.45 mm pitch, optimized for high-frequency layout and reflow compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Source | Common reference node for both gates and drain; internally tied to substrate; primary ground path for RF and DC return |
| 2 | Drain | RF output node; connects to tuned load or interstage coupling network; carries full RF current |
| 4 | Gate 2 | AGC control terminal; voltage-variable transconductance adjustment; decoupled from RF path to prevent injection |
| 3 | Gate 1 | RF input terminal; high-impedance node requiring careful impedance matching; protected by integrated diode to source |
Key Features
| Feature | Design Value |
|---|---|
| Dual-gate PoLo architecture | Enables independent RF signal injection (G1) and gain control (G2), eliminating need for external AGC diodes or active control circuitry |
| Integrated gate–source protection diodes | Prevents damage from ESD or transient overvoltage without requiring external clamping components |
| Partly internal self-biasing | Stabilizes DC operating point across temperature and process variation, reducing calibration overhead in production |
| Low 1.7 pF input capacitance at G1 | Minimizes loading on preceding stage and simplifies input matching network design at VHF/UHF frequencies |
| 155 K/W thermal resistance (j–s) | Supports higher continuous RF power handling than BF1202/BF1202R variants in same application space |
Applications
| Digital TV Tuner Front-End | Analog TV Tuner IF Amplifier |
|---|---|
Use Scenario: Amplifying weak terrestrial or cable broadcast signals in DVB-T/C tuners before demodulation. IC Role / Device Role / Timing Role: Low-noise RF amplifier with AGC-controlled gain staging at 47–862 MHz band. Use Value: Achieves 1.1 dB NF at 800 MHz and 105 dBµV cross-modulation level at 40 dB AGC, ensuring robust reception in multi-path urban environments. |
Use Scenario: Boosting intermediate frequency signals (38–46 MHz) in legacy analog TV receiver designs. IC Role / Device Role / Timing Role: Gain-controlled IF amplifier with stable transconductance under varying signal strength. Use Value: Maintains consistent group delay and amplitude response across AGC range due to internal self-biasing, preserving video fidelity. |
| Professional UHF Radio Receiver | Wireless Microphone Preamp Stage |
Use Scenario: First-stage amplification in portable UHF wireless communication receivers (470–960 MHz). IC Role / Device Role / Timing Role: High-linearity, low-noise front-end amplifier with fast AGC response for dynamic signal environments. Use Value: Delivers 26.5 dB gain at 800 MHz and 30 mS |yfs|, enabling high sensitivity while rejecting adjacent-channel interference. |
Use Scenario: Preamplifying microphone capsule output prior to modulation in battery-powered UHF wireless microphones. IC Role / Device Role / Timing Role: Low-current, low-noise gain block with supply voltage tolerance from 3–9 V. Use Value: Operates reliably at 3 V supply with 12 mA ID bias, extending battery life while maintaining <2 dB NF at 400 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate MOSFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BF1202R | SOT143R package (larger 3.0 × 1.4 mm); thermal resistance 185 K/W; identical electrical specs except packaging | Less suitable for ultra-dense UHF layouts; requires larger PCB real estate and higher thermal mass for same power dissipation | Select BF1202R only if legacy board space or assembly process favors SOT143R footprint |
| MRF901 | Single-gate LDMOS; higher P1dB (+13 dBm); no built-in AGC; requires external bias network and protection | Used in fixed-gain driver stages, not AGC-sensitive front-ends; lacks dual-gate isolation and cross-modulation optimization | Choose MRF901 for higher-output power applications where AGC is implemented digitally or externally |
Compared with BF1202R, BF1202WR offers superior thermal performance in a smaller footprint, while MRF901 trades dual-gate convenience for higher RF output power and different bias architecture - making BF1202WR optimal for compact, AGC-integrated VHF/UHF receiver front-ends.
Availability
BF1202WR is available at Aetrix Electronics and suitable for digital TV tuners, analog TV IF amplifiers, professional UHF radio receivers, and wireless microphone preamp stages requiring stable component supply and long-term obsolescence management.
Supply support for BF1202WR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in high-performance RF, analog, and mixed-signal solutions for consumer, industrial, and communications markets.
The BF1202WR belongs to NXP's legacy PoLo dual-gate MOSFET product line, engineered specifically for low-noise, AGC-capable VHF/UHF amplifier applications in broadcast and professional wireless equipment.
FAQ
What is the maximum operating junction temperature for BF1202WR?
The BF1202WR has a maximum operating junction temperature of 150 °C, as specified in the Limiting Values table. This rating allows reliable operation in thermally constrained tuner modules and handheld UHF receivers. Derating begins above Ts = 119 °C per the thermal characteristics table, and the device must be mounted with adequate copper pour to maintain Tj ≤ 150 °C under full 200 mW dissipation.
How does BF1202WR differ from BF1202 and BF1202R in package and thermal performance?
The BF1202WR uses the SOT343R package (2.2 × 1.35 mm), while BF1202 uses SOT143B and BF1202R uses SOT143R - both larger at 3.0 × 1.4 mm. BF1202WR's thermal resistance is 155 K/W (junction-to-solder point), lower than BF1202/BF1202R's 185 K/W, enabling better heat dissipation in space-constrained UHF layouts without changing bias or gain performance.
Can BF1202WR be used as a direct replacement for BF1202R in existing designs?
No - BF1202WR has reverse pinning (pin 1 = source, pin 2 = drain, pin 4 = gate 2, pin 3 = gate 1) versus BF1202R's SOT143R pinout (pin 1 = source, pin 2 = drain, pin 4 = gate 1, pin 3 = gate 2). PCB layout revision is required to accommodate the swapped gate terminals, though electrical behavior and biasing remain functionally identical.
What is the typical noise figure of BF1202WR at 400 MHz and how is it measured?
The BF1202WR achieves a typical noise figure of 0.9 dB at 400 MHz under conditions of VDS = 5 V, VG2-S = 4 V, ID = 12 mA, and YS = YS opt (optimum source admittance). This value is measured using calibrated noise-figure analyzers with matched source impedance and confirmed in Table 2 of the datasheet, reflecting its suitability for high-sensitivity UHF receiver front-ends.
Does BF1202WR require external gate protection diodes?
No - the BF1202WR integrates protection diodes between each gate (G1 and G2) and the source terminal, as stated in the DESCRIPTION section. These diodes safeguard against electrostatic discharge and input voltage surges up to ±10 mA gate current limits, eliminating the need for discrete external clamping components in most tuner and receiver applications.
BF1202WR,135 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-82A, SOT-343
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel Dual Gate
- Frequency:
- 400MHz
- Gain:
- 30.5dB
- Voltage - Test:
- 5 V
- Current Rating (Amps):
- 30mA
- Noise Figure:
- 0.9dB
- Current - Test:
- 12 mA
- Power - Output:
- -
- Voltage - Rated:
- 10 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- CMPAK-4
BF1202WR,135 FAQ
1.How can I place an order for BF1202WR,135 through Aetrix?
Please submit a Request for Quotation (RFQ) for BF1202WR,135 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BF1202WR,135 reliable?
The price and inventory of BF1202WR,135 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BF1202WR,135 is usually 5 days.
3.What payment methods are accepted for BF1202WR,135?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BF1202WR,135 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BF1202WR,135?
BF1202WR,135 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BF1202WR,135 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BF1202WR,135?
For technical support, including BF1202WR,135 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BF1202WR,135 requirements.
6.How does Aetrix verify that BF1202WR,135 is sourced from the original manufacturer or authorized distributors?
All BF1202WR,135 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BF1202WR,135 meets industry standards.
7.What is the process for return or replacement of BF1202WR,135?
All BF1202WR,135 units undergo pre-shipment inspection (PSI). If there is an issue with BF1202WR,135, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BF1202WR,135 part is unused and in its original packaging.
Return procedure for BF1202WR,135:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BF1202WR,135 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
