NXP Semiconductors BF1212WR,115
- Part No.:
- BF1212WR,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SC-82A, SOT-343
- Datasheet:
-
BF1212WR,115.pdf
- Description:
- RF MOSFET 5V CMPAK-4
- Quantity:
- Payment:

- Shipping:

Inventory:4,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BF1212WR from NXP Semiconductors is an enhancement-type N-channel dual-gate MOSFET designed for low-noise, gain-controlled VHF/UHF amplification in 5 V TV tuners. It features 33 mS typical forward transfer admittance, 1.7 pF input capacitance at gate 1, and 1.1 dB noise figure at 800 MHz, with integrated gate-source protection diodes and internal partial self-biasing for stable AGC operation.
For engineers reviewing the BF1212WR datasheet, BF1212WR pinout, BF1212WR application, or BF1212WR equivalent, this page delivers verified electrical parameters, SOT343R package details, dual-gate biasing behavior, cross-modulation performance at 40 dB AGC (100–104 dBµV), thermal resistance (155 K/W), and real-world tuner amplifier use cases - all confirmed from NXP's 2003 product specification.
Technical Context
The BF1212WR operates as a common-source RF amplifier with two independent gates: gate 1 (G1) serves as the signal input with low input capacitance (1.7 pF typ.), while gate 2 (G2) functions as the AGC control terminal, enabling precise gain reduction without degrading noise or linearity. Its source-substrate interconnection and integrated gate-source diodes provide inherent ESD robustness and overvoltage protection.
Designed for 5 V digital/analog television tuner front-ends, it delivers 25 dB power gain at 800 MHz under 3.3 mS source conductance, maintains 15 fF reverse transfer capacitance (Crss), and achieves 104 dBµV cross-modulation input level at 40 dB AGC - confirming suitability for high-selectivity, multi-channel broadcast reception where dynamic range and noise floor are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 6 V maximum - sets absolute ceiling for drain supply in 5 V tuner designs; ensures safe margin against transient spikes. |
| |yfs| | 33 mS typical - enables high transconductance gain per unit current, supporting efficient small-signal amplification at UHF. |
| Cig1-ss | 1.7 pF typical - minimizes capacitive loading on preceding stage (e.g., mixer output), preserving bandwidth and matching stability. |
| F (Noise Figure) | 1.1 dB at 800 MHz - directly supports low-noise front-end requirements in DVB-T and ATSC tuner architectures. |
| Xmod | 104 dBµV at 40 dB AGC - defines usable input level before 1% cross-modulation distortion occurs, critical for adjacent-channel rejection. |
| Rth j-s | 155 K/W - quantifies thermal path from junction to solder point; informs PCB copper area and layout for 180 mW dissipation. |
| Tj | 150 °C maximum - establishes upper operating temperature limit for reliability in sealed tuner modules. |
Pinout & Package
BF1212WR is housed in the SOT343R plastic surface-mounted package - a 4-lead, reverse-pinned variant of SOT343 with 1.35 mm × 1.15 mm footprint and 0.45 mm height. Pin 1 = source, Pin 2 = drain, Pin 3 = gate 2, Pin 4 = gate 1 (top view, counterclockwise from index mark).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Source | Common reference node for both gates and drain; internally connected to substrate - requires low-impedance RF ground return. |
| 2 | Drain | RF output node; biased at 5 V via external choke; connects to bandpass filter or next-stage input through AC coupling. |
| 3 | Gate 2 | AGC control input; DC voltage (0–4 V) modulates gain linearly; high impedance (>100 MΩ) allows simple resistor-divider biasing. |
| 4 | Gate 1 | RF signal input; protected by integrated diode to source; low Cig1-ss (1.7 pF) eases 50 Ω matching network design. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-gate architecture | Enables independent RF signal injection (G1) and gain control (G2), eliminating need for external variable attenuators in tuner AGC loops. |
| Internal self-biasing circuit | Stabilizes DC operating point during AGC transitions, preventing gain collapse and maintaining cross-modulation performance across 40 dB control range. |
| Integrated gate-source diodes | Clamp G1/G2 to source during ESD events or input overvoltage, eliminating need for external TVS components in tuner RF paths. |
| Low-frequency noise optimization | 1.1 dB NF at 800 MHz and 4 dB at 11 MHz confirm broadband low-noise capability - essential for analog NTSC/PAL and digital DVB-C coexistence. |
| High yfs/Cig1 ratio | ~19.4 mS/pF (33 mS / 1.7 pF) - maximizes gain-bandwidth efficiency, allowing compact matching networks in space-constrained tuner modules. |
Applications
| DTV Tuner Front-End | Analog TV Tuner IF Amplifier |
|---|---|
|
Use Scenario: Amplifying weak terrestrial broadcast signals (470–862 MHz) in set-top boxes prior to demodulation. IC Role / Device Role / Timing Role: Low-noise RF amplifier with AGC-controlled gain staging between mixer and SAW filter. Use Value: 1.1 dB noise figure preserves SNR for QAM-256/64 constellations; 104 dBµV Xmod threshold ensures clean reception amid strong adjacent channels. |
Use Scenario: Boosting intermediate frequency (38.9 MHz) signals in legacy PAL/NTSC receivers after SAW filtering. IC Role / Device Role / Timing Role: Fixed-gain or AGC-adjustable IF amplifier with minimal phase distortion. Use Value: 33 mS |yfs| delivers >20 dB voltage gain at 40 MHz; low Crss (15 fF) prevents feedback-induced oscillation in narrowband IF stages. |
| CATV Downconverter LNA | UHF RFID Reader Front-End |
|
Use Scenario: First-stage amplification in cable TV downconverters translating 54–1002 MHz to 45–550 MHz IF. IC Role / Device Role / Timing Role: High-linearity, low-noise preamplifier with AGC headroom for varying cable signal levels. Use Value: 150 °C Tj rating supports operation in thermally dense CATV node enclosures; 180 mW Ptot allows conservative derating for 24/7 reliability. |
Use Scenario: Signal amplification in 860–960 MHz UHF RFID readers before envelope detection or ADC sampling. IC Role / Device Role / Timing Role: Low-power, low-noise receive-path amplifier optimized for burst-mode operation. Use Value: 30 mA ID max enables <5 mA quiescent current in pulsed bias schemes; SOT343R package fits miniaturized reader PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate MOSFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BF1212R | SOT143R package (larger 3.0 × 1.4 mm); same electrical specs but different pinout (Pin 1=source, Pin 2=drain, Pin 3=gate 1, Pin 4=gate 2). | Requires PCB layout revision due to reversed gate pin order and larger footprint; suitable only for new designs targeting higher thermal mass. | Select BF1212R only when board space permits larger package and pinout compatibility is verified. |
| MGF1402 | Higher |yfs| (45 mS typ.), lower Cig1 (1.3 pF), but no integrated gate diodes; requires external ESD protection. | Better gain-bandwidth trade-off for 1 GHz+ apps, but lacks BF1212WR's built-in AGC stability and surge protection - increases BOM count. | Choose MGF1402 for higher-frequency extensions beyond 862 MHz where added protection circuitry is acceptable. |
Compared with BF1212R, BF1212WR offers superior thermal resistance (155 vs. 185 K/W) and smaller footprint (SOT343R), while MGF1402 trades integrated protection for higher RF performance - making BF1212WR optimal for cost-sensitive, space-constrained 5 V TV tuner designs requiring robust AGC behavior.
Availability
BF1212WR is available at Aetrix Electronics and suitable for digital television tuners, analog broadcast receivers, and UHF RFID reader front-ends requiring stable component supply, consistent parametric performance, and long-term obsolescence management.
Supply support for BF1212WR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in high-performance RF, analog, and mixed-signal solutions for consumer, industrial, and communications markets.
The BF1212WR belongs to NXP's legacy dual-gate MOSFET family engineered specifically for low-noise, gain-controlled amplification in broadcast tuner applications - emphasizing noise figure, cross-modulation immunity, and AGC linearity over general-purpose switching performance.
FAQ
What is the maximum drain-source voltage rating for BF1212WR?
The BF1212WR has a maximum drain-source voltage (VDS) rating of 6 V, as specified in the Absolute Maximum Ratings table. This value represents the upper limit for continuous DC voltage applied between drain and source terminals. Exceeding 6 V risks permanent device damage. In practice, BF1212WR is operated at 5 V in tuner applications to maintain safe margin against transients and ensure long-term reliability.
How does the BF1212WR achieve stable AGC performance without external bias components?
The BF1212WR incorporates a partly internal self-biasing circuit that stabilizes the DC operating point during automatic gain control (AGC) transitions. This design ensures consistent cross-modulation performance across its full 40 dB AGC range - confirmed by Xmod measurements of 100–104 dBµV at 40 dB AGC. The internal circuit reduces sensitivity to supply ripple and thermal drift, eliminating need for complex external bias networks in tuner designs.
Can BF1212WR be used in place of BF1212R without PCB changes?
No - BF1212WR uses the SOT343R package with reverse pinning (Pin 1=source, Pin 2=drain, Pin 3=gate 2, Pin 4=gate 1), whereas BF1212R uses SOT143R with different pin order (Pin 1=source, Pin 2=drain, Pin 3=gate 1, Pin 4=gate 2). The packages also differ in size (SOT343R: 1.35 × 1.15 mm; SOT143R: 3.0 × 1.4 mm). Direct substitution requires PCB redesign for both footprint and routing.
What is the typical noise figure of BF1212WR at 400 MHz and 800 MHz?
The BF1212WR exhibits a typical noise figure (F) of 0.9 dB at 400 MHz and 1.1 dB at 800 MHz, measured under standard conditions (VDS = 5 V, VG2-S = 4 V, ID = 12 mA). These values are confirmed in Table 2 of the datasheet and reflect its optimization for VHF/UHF broadcast bands - enabling high-fidelity signal recovery in DVB-T and ATSC tuner front-ends.
Does BF1212WR include ESD protection, and how is it implemented?
Yes - BF1212WR integrates diodes between each gate (G1 and G2) and the source terminal to protect against electrostatic discharge and input voltage surges. This on-chip protection eliminates the need for external TVS diodes in most tuner applications. The device is supplied in anti-static packaging, and handling must follow standard ESD protocols to preserve this built-in safeguard.
BF1212WR,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-82A, SOT-343
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel Dual Gate
- Frequency:
- 400MHz
- Gain:
- 30dB
- Voltage - Test:
- 5 V
- Current Rating (Amps):
- 30mA
- Noise Figure:
- 0.9dB
- Current - Test:
- 12 mA
- Power - Output:
- -
- Voltage - Rated:
- 6 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- CMPAK-4
BF1212WR,115 FAQ
1.How can I place an order for BF1212WR,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for BF1212WR,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BF1212WR,115 reliable?
The price and inventory of BF1212WR,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BF1212WR,115 is usually 5 days.
3.What payment methods are accepted for BF1212WR,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BF1212WR,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BF1212WR,115?
BF1212WR,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BF1212WR,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BF1212WR,115?
For technical support, including BF1212WR,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BF1212WR,115 requirements.
6.How does Aetrix verify that BF1212WR,115 is sourced from the original manufacturer or authorized distributors?
All BF1212WR,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BF1212WR,115 meets industry standards.
7.What is the process for return or replacement of BF1212WR,115?
All BF1212WR,115 units undergo pre-shipment inspection (PSI). If there is an issue with BF1212WR,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BF1212WR,115 part is unused and in its original packaging.
Return procedure for BF1212WR,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BF1212WR,115 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
