NXP Semiconductors BF904WR,135
- Part No.:
- BF904WR,135
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SC-82A, SOT-343
- Datasheet:
-
BF904WR,135.pdf
- Description:
- RF MOSFET 5V CMPAK-4
- Quantity:
- Payment:

- Shipping:

Inventory:4,757
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BF904WR from NXP Semiconductors is an N-channel dual-gate MOSFET in SOT343R package, designed for low-noise RF amplification up to 1 GHz with 25 mS forward transfer admittance, 2.2 pF gate-1 input capacitance, and 2 dB noise figure at 800 MHz - deployed in VHF/UHF TV tuners and professional communications equipment operating from 3–7 V supply.
For engineers reviewing the BF904WR datasheet, BF904WR pinout, BF904WR application, or BF904WR equivalent, this page delivers verified specifications, validated pin functions, confirmed VHF/UHF tuner use cases, and two technically documented alternative dual-gate MOSFETs for AGC-stable RF front-end design.
Technical Context
The BF904WR integrates source-substrate interconnection and an internal bias circuit to maintain cross-modulation performance during automatic gain control (AGC). Its dual-gate architecture enables independent control of transconductance and input impedance - gate 1 (G1) serves as signal input while gate 2 (G2) acts as AGC voltage terminal at 4 V typical bias.
It operates as an enhancement-mode device with gate threshold voltages of 0.3–1.0 V (G1) and 0.3–1.2 V (G2), supports pulsed RF operation up to 1 GHz, and achieves stable 8–13 mA drain current under VDS = 5 V, VG2-S = 4 V, and RG1 = 120 kΩ conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 7 V maximum - defines absolute upper limit for drain-source voltage in RF amplifier stage layout |
| |yfs| | 25 mS typical - determines small-signal gain capability at VDS = 5 V, ID = 10 mA |
| Cig1-s | 2.2 pF typical - sets input matching network component values for 50 Ω systems at UHF |
| F | 2 dB at 800 MHz - specifies minimum achievable noise contribution in high-frequency LNA designs |
| Ptot | 280 mW maximum - constrains thermal pad area and PCB copper pour for surface-mount reliability |
| VG1-S(th) | 0.3–1.0 V - establishes minimum G1 bias voltage required to initiate conduction in AGC-controlled mode |
| Rth j-a | 350 K/W - informs thermal design margin when mounted on standard FR-4 PCB without heatsink |
Pinout & Package
Package: SOT343R - plastic microminiature surface-mount package with reverse pinning (top view: Pin 1 = source/bulk, Pin 2 = drain, Pin 3 = gate 2, Pin 4 = gate 1), 1.35 mm × 1.15 mm footprint, 0.45 mm height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (s, b) | Source and bulk/substrate connection | Internally tied to substrate; must be DC-grounded or AC-grounded via low-inductance path for RF stability |
| 2 (d) | Drain terminal | RF output node; requires impedance-matching network and DC blocking capacitor in tuned amplifier stage |
| 3 (g2) | Gate 2 (AGC control) | Bias control input; accepts 0–4 V AGC voltage to linearly reduce gain while preserving cross-modulation performance |
| 4 (g1) | Gate 1 (signal input) | Primary RF input; high-impedance node requiring 50 Ω matching and ESD protection per handling caution |
Key Features
| Feature | Design Value |
|---|---|
| 5 V supply optimization | Guarantees specified |yfs|, noise figure, and gain reduction linearity at nominal system rail |
| High yfs/Cig1-s ratio | Enables wideband gain flatness >500 MHz without peaking compensation in single-stage LNA |
| Low-noise amplifier operation | 2 dB noise figure at 800 MHz allows direct reception of weak terrestrial TV signals in compact tuners |
| AGC-stable cross-modulation | Internal bias circuit maintains <−100 dBc intermodulation distortion across 40 dB gain control range |
| SOT343R microminiature packaging | Supports high-density RF layout in space-constrained tuner modules with minimal parasitic inductance |
Applications
| Television Tuner Front-End | UHF Wireless Microphone Receiver |
|---|---|
Use Scenario: Amplifying weak VHF/UHF broadcast signals before mixer stage in analog/digital TV tuner modules. IC Role / Device Role / Timing Role: Low-noise RF amplifier with AGC-controlled gain staging using gate 2 voltage modulation. Use Value: 2 dB noise figure at 800 MHz and 25 mS transconductance enable reliable DVB-T signal capture below −90 dBm. |
Use Scenario: First-stage amplification in portable UHF wireless microphone receivers operating at 470–698 MHz. IC Role / Device Role / Timing Role: Dual-gate configured for constant-impedance input (G1) and dynamic gain adjustment (G2) during signal fading. Use Value: Superior cross-modulation performance ensures clean audio output even under strong adjacent-channel interference. |
| Professional Two-Way Radio IF Amplifier | RF Test Equipment Pre-Amplifier |
Use Scenario: Intermediate frequency amplification in handheld land-mobile radios compliant with TIA-603. IC Role / Device Role / Timing Role: Fixed-gain IF amplifier with gate 2 biased at 4 V for stable 10–15 mA quiescent current. Use Value: 280 mW power dissipation rating supports continuous operation in sealed handheld enclosures up to +70 °C ambient. |
Use Scenario: Input-stage pre-amplifier in benchtop RF signal analyzers requiring ultra-low added noise. IC Role / Device Role / Timing Role: High-yfs broadband amplifier with matched 50 Ω input/output for calibrated measurement accuracy. Use Value: 22–30 mS forward transfer admittance range ensures consistent gain calibration across production units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate MOSFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BF998,115 | Higher |yfs| (35 mS typ), lower Cig1-s (1.8 pF), same SOT343R package and pinout | Better suited for 1–2 GHz applications; noise figure rises to 2.5 dB at 1 GHz vs. BF904WR's 2 dB at 800 MHz | Select BF998,115 when extending bandwidth beyond 1 GHz while retaining identical PCB layout |
| BF981,115 | Lower |yfs| (18 mS typ), higher Cig1-s (3.0 pF), same SOT343R package but different pin mapping (G1/G2 swapped) | Optimized for lower-frequency VHF (30–300 MHz); exhibits 1.2 dB noise figure at 200 MHz but degrades above 500 MHz | Choose BF981,115 only after verifying G1/G2 pin reversal compatibility and accepting reduced UHF gain |
Compared with BF904WR, BF998,115 offers extended bandwidth at the cost of higher noise above 800 MHz, while BF981,115 provides superior VHF noise performance but requires PCB redesign due to reversed gate pinning and delivers lower gain at UHF frequencies.
Availability
BF904WR is available at Aetrix Electronics and suitable for television tuner modules, professional UHF radio receivers, and RF test equipment requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for BF904WR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company specializing in high-performance RF, analog, and mixed-signal solutions for consumer, industrial, and communications markets.
The BF904WR belongs to NXP's legacy RF transistor product line, engineered specifically for low-voltage, low-noise dual-gate amplifier applications in broadcast and professional wireless equipment.
FAQ
What is the maximum drain-source voltage rating for the BF904WR?
The BF904WR has a maximum drain-source voltage (VDS) rating of 7 V, as defined in the Absolute Maximum Ratings table. This value must not be exceeded under any operating condition, including transient spikes, to prevent permanent device damage. The BF904WR is intended for low-voltage RF amplifier stages where supply rails remain within 3–7 V, such as in battery-powered tuners or 5 V fixed-rail receiver front-ends.
How does the BF904WR achieve stable cross-modulation performance during AGC operation?
The BF904WR achieves stable cross-modulation performance during AGC by integrating an internal bias circuit and interconnecting source and substrate terminals. This configuration maintains constant channel charge distribution as gate 2 (G2) voltage varies from 0–4 V, preventing gain-induced distortion. Measured data shows unwanted voltage remains below −110 dBμV across 40 dB of gain reduction - a key behavior confirmed in Figure 5 of the BF904WR datasheet.
What is the typical noise figure of the BF904WR and at what frequency is it specified?
The BF904WR has a typical noise figure of 2 dB at 800 MHz, measured under conditions of VDS = 5 V, VG2-S = 4 V, ID = 10 mA, and optimal source impedance matching. This value is explicitly listed in the Dynamic Characteristics table on page 4 of the official NXP datasheet and reflects its suitability for UHF terrestrial TV signal amplification where low added noise is critical.
Can the BF904WR be used in a 3.3 V supply application?
Yes, the BF904WR is rated for operation from 3 V minimum supply voltage and is specifically optimized for 5 V systems, but functions reliably at 3.3 V. At 3.3 V, drain current reduces to approximately 5–8 mA (per Fig.12), forward transfer admittance drops to ~18 mS, and noise figure increases slightly - all within usable limits for low-power portable tuners. System validation is recommended for gain flatness and AGC linearity at reduced VDS.
What is the thermal resistance from junction to ambient (Rth j-a) for the BF904WR in standard mounting?
The BF904WR has a thermal resistance from junction to ambient (Rth j-a) of 350 K/W when mounted on a standard printed-circuit board, as specified in the Thermal Characteristics table. This value assumes no additional copper pour or thermal vias; adding 25 mm² of 2-oz copper connected to the source pad reduces Rth j-a by ~30%. The BF904WR's 150 °C maximum junction temperature allows operation up to +70 °C ambient with appropriate derating per Figure 2.
BF904WR,135 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-82A, SOT-343
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel Dual Gate
- Frequency:
- 200MHz
- Gain:
- -
- Voltage - Test:
- 5 V
- Current Rating (Amps):
- 30mA
- Noise Figure:
- 1dB
- Current - Test:
- 10 mA
- Power - Output:
- -
- Voltage - Rated:
- 7 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- CMPAK-4
BF904WR,135 FAQ
1.How can I place an order for BF904WR,135 through Aetrix?
Please submit a Request for Quotation (RFQ) for BF904WR,135 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BF904WR,135 reliable?
The price and inventory of BF904WR,135 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BF904WR,135 is usually 5 days.
3.What payment methods are accepted for BF904WR,135?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BF904WR,135 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BF904WR,135?
BF904WR,135 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BF904WR,135 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BF904WR,135?
For technical support, including BF904WR,135 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BF904WR,135 requirements.
6.How does Aetrix verify that BF904WR,135 is sourced from the original manufacturer or authorized distributors?
All BF904WR,135 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BF904WR,135 meets industry standards.
7.What is the process for return or replacement of BF904WR,135?
All BF904WR,135 units undergo pre-shipment inspection (PSI). If there is an issue with BF904WR,135, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BF904WR,135 part is unused and in its original packaging.
Return procedure for BF904WR,135:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BF904WR,135 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
