NXP Semiconductors BF998R,215
- Part No.:
- BF998R,215
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SOT-143R
- Datasheet:
-
BF998R,215.pdf
- Description:
- RF MOSFET 8V SOT143R
- Quantity:
- Payment:

- Shipping:

Inventory:4,527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BF998R,215 from NXP Semiconductors is a silicon N-channel dual-gate MOSFET in SOT143R package, designed for low-noise RF amplification up to 800 MHz with 1 dB noise figure at 800 MHz, 24 mS forward transfer admittance, and 2.1 pF gate-1 input capacitance. It operates at 12 V supply voltage and delivers stable gain control in VHF/UHF tuner front-ends.
For engineers reviewing the BF998R,215 datasheet, BF998R,215 pinout, BF998R,215 application, or BF998R,215 equivalent, key selection criteria include noise performance at UHF frequencies, dual-gate AGC capability, thermal resistance (500 K/W on ceramic substrate), and SOT143R reverse-pinout compatibility with high-frequency PCB layout constraints.
Technical Context
The BF998R,215 uses a depletion-mode dual-gate structure with source and substrate internally connected, enabling independent biasing of gate 1 (signal input) and gate 2 (gain control). Its integrated back-to-back diodes protect gate inputs against ESD surges during handling.
It achieves automatic gain control via variable gate-1 voltage while maintaining constant transconductance across drain currents from 2 mA to 18 mA, with typical |yfs| = 24 mS at ID = 10 mA, VDS = 8 V, and VG2–S = 4 V - optimized for 200–800 MHz TV tuner and professional comms applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Noise Figure | 1.0 dB at 800 MHz - enables high-sensitivity UHF receiver front-end design without external LNA stages. |
| Forward Transfer Admittance |yfs| | 24 mS typical - provides high small-signal gain with minimal bias current dependency. |
| Input Capacitance Cig1–s | 2.1 pF typical - ensures stable impedance matching in 50 Ω VHF/UHF amplifier layouts. |
| Drain-Source Voltage VDS | 12 V maximum - supports direct integration into standard 12 V TV tuner power rails. |
| Total Power Dissipation Ptot | 200 mW up to Tamb = 50 °C - defines thermal derating boundary for compact SMT placement. |
| Gate-1 Cut-off Voltage –V(P)G1–S | –2.0 V maximum - sets usable AGC voltage range for linear gain control down to –2 V. |
| Reverse Transfer Capacitance Crs | 25 fF - minimizes Miller effect and improves stability in common-source RF amplifiers. |
Pinout & Package
BF998R,215 is housed in a plastic surface-mounted SOT143R package (SC-61AA), featuring reverse pinning versus SOT143B: Pin 1 = source (s,b), Pin 2 = drain (d), Pin 3 = gate 2 (g2), Pin 4 = gate 1 (g1). The package measures 3.0 × 1.4 × 1.1 mm with 0.95 mm lead pitch and is rated for 150 °C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (s,b) | Source and substrate connection | Internally tied node - must be grounded for proper biasing and ESD protection path. |
| 2 (d) | Drain | Main RF output terminal - requires DC blocking and impedance-matching network at UHF. |
| 3 (g2) | Gate 2 | Gain control electrode - biased at +4 V for optimal transconductance; AGC voltage applied here. |
| 4 (g1) | Gate 1 | RF signal input - high-impedance node requiring careful trace routing and ESD protection. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-gate architecture with source-substrate tie | Enables independent RF input (g1) and gain control (g2) paths while minimizing parasitic capacitance to ground. |
| Integrated back-to-back gate protection diodes | Provides ±10 mA surge tolerance - eliminates need for external ESD clamps in tuner modules. |
| Low Crs (25 fF) and high |yfs|/Cig1–s ratio | Delivers >11.4 mS/pF - critical for broadband UHF amplifier stability and gain flatness. |
| Specified noise figure ≤1.0 dB at 800 MHz | Meets stringent sensitivity requirements for digital terrestrial TV (DTT) and professional UHF receivers. |
| SOT143R reverse pinout | Aligns with legacy tuner board layouts requiring g1 on pin 4 - avoids redesign when replacing BF998 variants. |
Applications
| Television Tuner Front-End | Professional UHF Transceiver LNA |
|---|---|
|
Use Scenario: Amplifying weak terrestrial broadcast signals in analog/digital TV tuners operating at 470–862 MHz. IC Role / Device Role / Timing Role: Low-noise RF amplifier stage with AGC capability using gate-1 voltage modulation. Use Value: Achieves 1.0 dB NF at 800 MHz and >20 dB gain with 12 V supply - eliminates need for cascaded LNAs. |
Use Scenario: First-stage amplification in portable UHF two-way radios and spectrum analyzers. IC Role / Device Role / Timing Role: Dual-gate gain-controlled preamplifier with fast AGC response (<1 µs settling). Use Value: Maintains stable gain over 10 dB dynamic range via gate-1 voltage sweep from 0 V to –2 V. |
| VHF Aircraft Band Receiver | UHF RFID Reader Front-End |
|
Use Scenario: Signal conditioning in aviation communication receivers covering 118–137 MHz band. IC Role / Device Role / Timing Role: High-linearity, low-distortion RF amplifier with 24 mS transconductance. Use Value: Delivers >15 dBm IP3 with 10 mA ID - suppresses adjacent-channel interference in crowded airband spectrum. |
Use Scenario: Reader antenna interface in 860–960 MHz EPC Gen2 RFID systems. IC Role / Device Role / Timing Role: Adjustable-gain receive path amplifier supporting adaptive sensitivity control. Use Value: Enables real-time read-range optimization via gate-2 bias tuning without changing PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate RF amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BF998,215 | SOT143B package (standard pinout: pin 1 = g1, pin 4 = s,b); identical electrical specs except thermal curve. | Requires PCB layout change due to reversed gate/source pin assignment vs. BF998R,215. | Select when reusing existing SOT143B footprints or sourcing legacy tuner designs. |
| MRF901LT1 | Single-gate LDMOS; higher P1dB (+13 dBm), but 2.5 dB NF at 800 MHz and no built-in AGC. | Lacks dual-gate gain control - requires external VGA or attenuator for dynamic range management. | Select when higher output power and ruggedness outweigh need for integrated AGC. |
Compared with BF998,215 and MRF901LT1, the BF998R,215 uniquely combines SOT143R reverse pinout compatibility, sub-1 dB noise at UHF, and native dual-gate AGC - making it irreplaceable in space-constrained, cost-sensitive tuner modules where layout reuse and sensitivity are paramount.
Availability
BF998R,215 is available at Aetrix Electronics and suitable for television tuner front-ends, professional UHF transceivers, VHF aircraft band receivers, and UHF RFID reader designs requiring stable component supply and long-term obsolescence management.
Supply support for BF998R,215 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in high-performance RF, analog, and mixed-signal solutions for consumer, industrial, and communications markets.
The BF998R,215 belongs to NXP's legacy RF transistor product line, engineered specifically for low-noise, gain-controllable amplification in VHF/UHF broadcast and professional wireless equipment.
FAQ
What is the maximum operating frequency supported by the BF998R,215?
The BF998R,215 is characterized for low-noise amplification up to 800 MHz, with specified noise figure (1.0 dB) and forward transfer admittance (24 mS) validated at that frequency. While usable beyond 800 MHz, gain and noise performance degrade above this point per Figures 13–15 in the datasheet. For reliable operation, the BF998R,215 should be applied within its tested 200–800 MHz range.
How does the BF998R,215 differ from the BF998,215 in terms of pinout and layout compatibility?
The BF998R,215 uses SOT143R packaging with reverse pinning: pin 1 = source (s,b), pin 2 = drain (d), pin 3 = gate 2 (g2), pin 4 = gate 1 (g1). In contrast, the BF998,215 uses SOT143B with standard pinning: pin 1 = gate 1 (g1), pin 2 = drain (d), pin 3 = gate 2 (g2), pin 4 = source (s,b). This means the BF998R,215 is not layout-compatible with BF998,215 without PCB revision.
Can the BF998R,215 be used in automatic gain control (AGC) circuits, and how is it implemented?
Yes, the BF998R,215 supports AGC via gate 1 (pin 4), where applying a variable negative voltage (0 V to –2 V) modulates gain linearly - demonstrated in Figures 19–20 with >40 dB gain control range. Gate 2 (pin 3) is held at +4 V for optimal transconductance. This dual-gate configuration allows the BF998R,215 to serve as a self-contained AGC amplifier without external components.
What thermal derating applies to the BF998R,215 at elevated ambient temperatures?
The BF998R,215 has a total power dissipation limit of 200 mW up to Tamb = 50 °C, as shown in Figure 4. Above 50 °C, power must be linearly derated at 4 mW/°C (based on Rth j-a = 500 K/W). At 70 °C ambient, maximum allowable dissipation drops to 120 mW. This derating ensures junction temperature remains below 150 °C under continuous operation.
Does the BF998R,215 require external ESD protection, given its integrated back-to-back diodes?
The BF998R,215 includes integrated back-to-back diodes between each gate and source, rated for ±10 mA surge current - sufficient for handling typical handling and board-level ESD events. However, for systems exposed to IEC 61000-4-2 Level 4 (8 kV contact), external transient voltage suppression on gate lines is still recommended. The internal diodes protect the BF998R,215 itself but do not replace system-level ESD compliance measures.
BF998R,215 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SOT-143R
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel Dual Gate
- Frequency:
- 200MHz
- Gain:
- -
- Voltage - Test:
- 8 V
- Current Rating (Amps):
- 30mA
- Noise Figure:
- 0.6dB
- Current - Test:
- 10 mA
- Power - Output:
- -
- Voltage - Rated:
- 12 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143R
BF998R,215 FAQ
1.How can I place an order for BF998R,215 through Aetrix?
Please submit a Request for Quotation (RFQ) for BF998R,215 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BF998R,215 reliable?
The price and inventory of BF998R,215 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BF998R,215 is usually 5 days.
3.What payment methods are accepted for BF998R,215?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BF998R,215 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BF998R,215?
BF998R,215 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BF998R,215 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BF998R,215?
For technical support, including BF998R,215 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BF998R,215 requirements.
6.How does Aetrix verify that BF998R,215 is sourced from the original manufacturer or authorized distributors?
All BF998R,215 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BF998R,215 meets industry standards.
7.What is the process for return or replacement of BF998R,215?
All BF998R,215 units undergo pre-shipment inspection (PSI). If there is an issue with BF998R,215, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BF998R,215 part is unused and in its original packaging.
Return procedure for BF998R,215:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BF998R,215 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

