NXP Semiconductors BF998WR,115
- Part No.:
- BF998WR,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SC-82A, SOT-343
- Datasheet:
-
BF998WR,115.pdf
- Description:
- RF MOSFET 8V CMPAK-4
- Quantity:
- Payment:

- Shipping:

Inventory:9,137
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BF998WR from NXP Semiconductors is an N-channel dual-gate MOSFET designed for low-noise, high-gain RF amplification in VHF/UHF front-ends. It delivers 24 mS forward transfer admittance, 2.1 pF gate-1 input capacitance, and 1 dB noise figure at 800 MHz, operating with 12 V supply in television tuners and professional communications equipment.
For engineers reviewing the BF998WR datasheet, BF998WR pinout, BF998WR application, or BF998WR equivalent, this device is selected for gain-controlled amplifier stages requiring stable transconductance, low reverse transfer capacitance (25 fF), and integrated gate protection diodes - critical for tuner AGC loops and broadband RF preamplifiers.
Technical Context
The BF998WR employs a depletion-mode dual-gate structure with source and substrate internally connected, enabling independent bias control of gate 1 (signal input) and gate 2 (gain control). Its short-channel design achieves high yfs/Cig1-s ratio (11.4 mS/pF typical), optimizing gain-bandwidth trade-offs up to 1 GHz.
Integrated back-to-back diodes between each gate and source provide ESD protection without external components. The device operates in common-source configuration with fixed VG2-S = 4 V and variable VG1-S, supporting automatic gain control (AGC) over >10 dB range at both 200 MHz and 800 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Forward transfer admittance |yfs| | 24 mS typical - enables high small-signal gain in narrowband VHF/UHF amplifiers |
| Input capacitance Cig1-s | 2.1 pF typical at 1 MHz - minimizes loading on tuned input circuits |
| Noise figure F | 1 dB at 800 MHz - supports sensitive receiver front-end performance |
| Drain-source voltage VDS | 12 V maximum - compatible with standard 12 V TV tuner supply rails |
| Drain current ID | 30 mA maximum - sets DC bias point for linear RF amplification |
| Reverse transfer capacitance Crs | 25 fF typical - reduces Miller effect and improves stability in wideband designs |
| Operating junction temperature Tj | 150 °C maximum - ensures reliability in sealed tuner modules with limited airflow |
Pinout & Package
BF998WR is housed in a plastic microminiature SOT343R package (4-pin, reverse pinning), optimized for high-frequency PCB layout with minimal parasitic inductance. Source and substrate are internally bonded to Pin 1 (s,b), enabling simplified grounding in RF matching networks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (s,b) | Source and substrate connection | Common RF ground reference; internal bond eliminates discrete substrate tie |
| 2 (d) | Drain | RF output node; requires impedance-matched trace to next stage |
| 3 (g2) | Gate 2 | DC gain control input; biased at 4 V for optimal yfs and noise performance |
| 4 (g1) | Gate 1 | RF signal input; protected by integrated back-to-back diodes against static discharge |
Key Features
| Feature | Design Value |
|---|---|
| Dual-gate architecture with isolated control paths | Enables simultaneous RF signal amplification (g1) and analog gain adjustment (g2) without coupling distortion |
| Integrated back-to-back gate-source protection diodes | Eliminates need for external ESD clamps in tuner module assembly, reducing BOM count and board area |
| High yfs/Cig1-s ratio (11.4 mS/pF) | Delivers superior gain per unit input capacitance - critical for compact UHF matching networks |
| Low 25 fF reverse transfer capacitance | Minimizes feedback-induced instability in broadband amplifier designs up to 1 GHz |
| 1 dB noise figure at 800 MHz | Meets stringent sensitivity requirements for digital terrestrial TV (DTT) and professional wireless receivers |
Applications
| Television Tuner Front-End | Professional UHF Transceiver LNA |
|---|---|
Use Scenario: RF signal amplification in analog/digital TV tuner modules before mixer stage. IC Role / Device Role / Timing Role: Low-noise, gain-controlled preamplifier with AGC capability. Use Value: Enables stable 12 V operation and >10 dB AGC range while maintaining 1 dB NF at UHF band, directly supporting DVB-T/C/S standards. |
Use Scenario: First-stage amplification in portable land-mobile radio and spectrum analyzers. IC Role / Device Role / Timing Role: High-linearity, low-distortion RF amplifier with adjustable gain. Use Value: Delivers 24 mS transconductance and 25 fF Crs to sustain intermodulation-free operation in crowded UHF bands (400–900 MHz). |
| FM Radio Receiver IF Amplifier | VHF Aircraft Band Receiver Preamp |
Use Scenario: Intermediate frequency amplification in automotive and portable FM radios. IC Role / Device Role / Timing Role: Fixed-gain, low-noise amplifier at 10.7 MHz IF. Use Value: Leverages 2.1 pF Cig1-s and 0.6 dB NF at 200 MHz to achieve high selectivity and SNR in cost-sensitive consumer radios. |
Use Scenario: Signal conditioning in aviation VHF COM band (118–137 MHz) receivers. IC Role / Device Role / Timing Role: Ruggedized front-end amplifier with ESD-hardened gates. Use Value: Integrated gate protection diodes and 150 °C Tj rating ensure reliability in avionics-grade thermal cycling environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate MOSFET amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BF998W,115 | SOT343 (standard pinning) vs. SOT343R (reverse pinning); identical electrical specs | Requires PCB layout revision due to reversed pin 1/4 orientation | Select only if legacy board uses standard SOT343 footprint and gate protection tolerance allows |
| MRF9011LT1 | Higher Ptot (500 mW) but higher Crs (45 fF); no integrated gate diodes | Better power handling but demands external ESD protection and careful stability compensation | Prefer when >30 mA ID or >150 °C ambient operation is required, with added design overhead |
Compared with BF998WR, BF998W,115 offers identical RF performance but mandates PCB redesign for pinout compatibility, while MRF9011LT1 trades integrated protection and low Crs for higher power - making BF998WR optimal for space-constrained, ESD-sensitive tuner modules where layout reuse and stability are prioritized.
Availability
BF998WR is available at Aetrix Electronics and suitable for television tuners, professional UHF transceivers, and VHF aircraft band receivers requiring stable component supply across long-lifecycle consumer and industrial programs.
Supply support for BF998WR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in high-performance RF, analog, and mixed-signal solutions for automotive, industrial, and consumer markets.
The BF998WR belongs to NXP's legacy RF transistor product line, engineered specifically for low-noise, gain-controllable amplification in broadcast and communications front-ends operating from VHF through UHF.
FAQ
What is the maximum drain-source voltage rating for BF998WR?
The BF998WR has a maximum drain-source voltage (VDS) rating of 12 V, as specified in the Limiting Values table. This rating is absolute maximum and must not be exceeded under any operating condition. Operation at 12 V is standard in television tuner applications, and the device is characterized for reliable performance at this voltage with VG2-S = 4 V and ID = 10 mA. Exceeding 12 V risks permanent damage per IEC 60134 Absolute Maximum Ratings.
Does BF998WR include built-in ESD protection?
Yes, the BF998WR integrates back-to-back diodes between each gate (g1 and g2) and the source (s,b), providing inherent protection against electrostatic discharge during handling and PCB assembly. This eliminates the need for external gate protection components in most tuner designs. The datasheet explicitly states this feature under "DESCRIPTION", and pinning diagrams confirm diode connections to pins 1 (s,b), 3 (g2), and 4 (g1). Static discharge protection remains effective only when gate-source voltage stays within ±10 mA current limits.
What is the typical noise figure of BF998WR at 800 MHz?
The typical noise figure (F) of BF998WR at 800 MHz is 1 dB, measured under conditions of GS = 3.3 mS and BS = BSopt, as documented in the DYNAMIC CHARACTERISTICS section. This value is confirmed in both the Quick Reference Data and detailed Dynamic Characteristics tables. The 1 dB figure reflects optimized low-noise performance for UHF digital TV reception and professional wireless links, and is achievable using the recommended test circuit in Figure 16 of the datasheet.
How does the dual-gate structure of BF998WR support automatic gain control (AGC)?
The BF998WR's dual-gate architecture enables AGC by applying a variable DC voltage to gate 1 (g1) while holding gate 2 (g2) at a fixed bias (typically 4 V). As shown in Figures 17 and 18, varying VAGC across g1 produces >10 dB of gain reduction at both 200 MHz and 800 MHz. This direct transconductance modulation - confirmed by transfer characteristic curves (Figure 3) - allows analog AGC loop implementation without additional active components, making BF998WR ideal for tuner IC integration where g1 serves as the controlled input path.
What is the thermal resistance from junction to ambient (Rth j-a) for BF998WR?
The thermal resistance from junction to ambient (Rth j-a) for BF998WR is 350 K/W, specified with the device mounted on a printed-circuit board per note 1 in the THERMAL CHARACTERISTICS table. This value assumes standard FR-4 board construction and defines the worst-case thermal path for power dissipation up to 300 mW. For thermal design, junction temperature can be estimated as Tj = Tamb + (Pdiss × 350), and must remain ≤150 °C. Derating begins above 45 °C ambient, as shown in Figure 2.
BF998WR,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SC-82A, SOT-343
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel Dual Gate
- Frequency:
- 200MHz
- Gain:
- -
- Voltage - Test:
- 8 V
- Current Rating (Amps):
- 30mA
- Noise Figure:
- 0.6dB
- Current - Test:
- 10 mA
- Power - Output:
- -
- Voltage - Rated:
- 12 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- CMPAK-4
BF998WR,115 FAQ
1.How can I place an order for BF998WR,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for BF998WR,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BF998WR,115 reliable?
The price and inventory of BF998WR,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BF998WR,115 is usually 5 days.
3.What payment methods are accepted for BF998WR,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BF998WR,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BF998WR,115?
BF998WR,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BF998WR,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BF998WR,115?
For technical support, including BF998WR,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BF998WR,115 requirements.
6.How does Aetrix verify that BF998WR,115 is sourced from the original manufacturer or authorized distributors?
All BF998WR,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BF998WR,115 meets industry standards.
7.What is the process for return or replacement of BF998WR,115?
All BF998WR,115 units undergo pre-shipment inspection (PSI). If there is an issue with BF998WR,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BF998WR,115 part is unused and in its original packaging.
Return procedure for BF998WR,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BF998WR,115 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
