NXP Semiconductors BLD6G22L-50,112
- Part No.:
- BLD6G22L-50,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- SOT-1130A
- Datasheet:
-
BLD6G22L-50,112.pdf
- Description:
- RF MOSFET LDMOS 28V CDFM4
- Quantity:
- Payment:

- Shipping:

Inventory:20
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BLD6G22L-50 from NXP Semiconductors is a fully integrated Doherty RF power transistor using GEN6 LDMOS technology, designed for W-CDMA base station amplifiers operating at 2110–2170 MHz. It delivers 8 W average output power, 14 dB power gain, and 40 % drain efficiency under 2-carrier W-CDMA conditions (PAR = 8.3 dB), with integrated main/peak amplifiers, input splitter, and output combiner in a single flanged ceramic package.
For engineers reviewing the BLD6G22L-50 datasheet, BLD6G22L-50 pinout, BLD6G22L-50 application, or BLD6G22L-50 equivalent, key selection considerations include its 5-pin SOT1130A package with independent main/peak bias control, guaranteed 55 W 3 dB compression output, rugged 10:1 VSWR tolerance, and ESD-protected design optimized for digital pre-distortion linearization in macrocell infrastructure.
Technical Context
The BLD6G22L-50 implements an asymmetrical Doherty architecture with a 90° input splitter feeding separate main and peak LDMOS amplifiers, and a 90° output combiner. Its dual-bias capability enables precise peak amplifier control down to 0 V gate-source voltage while maintaining 170 mA quiescent drain current on the main device at 28 V drain supply.
Thermal performance is defined by a typical junction-to-case thermal resistance of 1.9 K/W at 8 W output, enabling stable operation at case temperatures up to 80 °C. The device meets RoHS compliance and is characterized for ruggedness under worst-case load mismatch (VSWR = 10:1) across all phase angles at 2140 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2110–2170 MHz - Optimized for W-CDMA Band I uplink/downlink in 3G base stations. |
| Average Output Power | 8 W - Delivered into matched load under 2-carrier W-CDMA signal (PAR = 8.3 dB, 0.01 % CCDF). |
| Power Gain | 14 dB - Small-signal to large-signal conversion efficiency enabling compact driver stage design. |
| Drain Efficiency | 40 % - High energy conversion reduces thermal load and cooling requirements in densely packed PA modules. |
| 3 dB Compression Output | 55 W - Peak instantaneous power capability supports headroom for dynamic signal envelopes. |
| Adjacent Channel Power Ratio | −30 dBc - Meets W-CDMA spectral mask requirements without excessive DPD complexity. |
| Junction-to-Case Thermal Resistance | 1.9 K/W - Enables reliable 8 W continuous operation with standard heatsinking at Tcase = 80 °C. |
Pinout & Package
BLD6G22L-50 uses the flanged ceramic SOT1130A package (17.12 × 9.65 mm, 4.65 mm height) with two mounting holes and five terminals. The flange is electrically connected to Pin 1 (drain) and serves as the primary thermal path.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Drain | Main RF power output node; connected directly to flange for low-inductance, high-current conduction and thermal dissipation. |
| 2 | Gate + Bias Main | Combined RF input and DC bias path for main amplifier; requires external matching network and bias decoupling. |
| 3 | Source | Common source reference for both main and peak amplifiers; tied to ground plane via low-inductance path. |
| 4 | n.c. | No connection - electrically isolated terminal; must remain unconnected in PCB layout. |
| 5 | Bias Peak | Dedicated DC bias control for peak amplifier; enables independent optimization of Doherty knee point and efficiency. |
Key Features
| Feature | Design Value |
|---|---|
| Fully integrated Doherty architecture | Single-package integration of main amplifier, peak amplifier, 90° input splitter, and 90° output combiner eliminates inter-stage routing losses and alignment sensitivity. |
| Independent peak bias control | Pin 5 allows adjustment of peak amplifier turn-on threshold from 0 V to +13 V, enabling precise Doherty load modulation and efficiency tuning. |
| Internally matched design | Input/output impedance optimized for 50 Ω systems at 2140 MHz (ZS = 12.3 − j10.5 Ω, ZL = 7.0 − j7.5 Ω), reducing external matching component count. |
| Rugged 10:1 VSWR tolerance | Guaranteed survival under full-power 10:1 load mismatch at all phase angles, critical for field-deployed base station reliability. |
| Integrated ESD protection | On-chip protection circuitry safeguards gate structures during handling and assembly, mitigating risk of electrostatic damage in production environments. |
Applications
| Macrocell Base Station PA | W-CDMA Multi-Carrier Amplifier |
|---|---|
Use Scenario: High-power RF final stage in 3G cellular infrastructure operating in Band I (2110–2170 MHz). IC Role / Device Role / Timing Role: Integrated Doherty power amplifier delivering 8 W average output with digital pre-distortion linearization. Use Value: 40 % drain efficiency reduces system-level power consumption and thermal management burden compared to Class AB alternatives. |
Use Scenario: Two-carrier W-CDMA transmission with 5 MHz carrier spacing and 8.3 dB PAR. IC Role / Device Role / Timing Role: Single-device Doherty solution replacing discrete main+peak amplifier + combiner assemblies. Use Value: −30 dBc ACPR meets 3GPP spectral emission limits while supporting >55 W peak envelope power. |
| Digital Pre-Distortion (DPD) PA | Ruggedized Remote Radio Head (RRH) |
Use Scenario: Linearized transmitter stage in outdoor macro base stations requiring high ACLR performance. IC Role / Device Role / Timing Role: Doherty transistor with independently controllable peak bias enabling adaptive DPD coefficient mapping. Use Value: 17 dB input return loss at 8 W output simplifies DPD feedback loop design and improves convergence stability. |
Use Scenario: Compact, thermally robust RF power stage in environmentally sealed remote radio units. IC Role / Device Role / Timing Role: Flanged ceramic SOT1130A package with direct-flange thermal path and 200 °C max junction temperature rating. Use Value: Withstands 10:1 VSWR mismatch under full power, eliminating need for external circulators or isolators in RRH designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BLD6G22LS-50 | Same die, earless flanged ceramic package (SOT1130B); identical RF specs but no mounting holes. | Preferred for space-constrained PCBs where mechanical anchoring is handled externally or via adhesive. | Select BLD6G22LS-50 when board-level mechanical retention replaces screw-mounting; same thermal and electrical behavior. |
| MRF6VP2600HR5 | 600 W GaN HEMT; higher power, wider bandwidth (1805–2200 MHz), no integrated Doherty combiner. | Requires external Doherty implementation; suited for higher-tier macrocells needing >100 W PAV. | Choose MRF6VP2600HR5 only when scaling beyond 8 W average output or extending coverage to lower LTE bands. |
Compared with BLD6G22LS-50, the BLD6G22L-50 offers superior mechanical stability via dual mounting holes, while MRF6VP2600HR5 provides higher power at the cost of increased design complexity and external combiner requirements - making BLD6G22L-50 optimal for cost-sensitive, volume-deployed W-CDMA macrocell PAs.
Availability
BLD6G22L-50 is available at Aetrix Electronics and suitable for macrocell base station amplifiers, W-CDMA multi-carrier transmitters, and ruggedized remote radio heads requiring stable component supply, long-term lifecycle support, and traceable sourcing for telecom infrastructure programs.
Supply support for BLD6G22L-50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with deep expertise in RF power technologies.
The BLD6G22L-50 belongs to NXP's GEN6 LDMOS Doherty transistor family, engineered specifically for energy-efficient, linearized 3G/4G base station power amplification in the 2–2.2 GHz band.
FAQ
What is the maximum drain voltage rating for the BLD6G22L-50?
The BLD6G22L-50 has a maximum drain-source voltage (VDS) rating of 65 V, as specified in the Absolute Maximum Ratings table. This rating applies to both main and peak amplifier sections and ensures safe operation under transient overvoltage conditions common in RF power amplifier circuits. Operating the BLD6G22L-50 above this limit risks permanent device failure.
Does the BLD6G22L-50 require external matching networks?
Yes, the BLD6G22L-50 is internally matched for ease of use but still requires external input and output matching networks to achieve optimal 50 Ω system interface. Typical impedance values (e.g., ZS = 12.3 − j10.5 Ω at 2140 MHz) indicate that discrete LC networks or stripline transformers are needed to transform to standard 50 Ω, as confirmed in Table 9 of the datasheet.
How is peak amplifier bias controlled on the BLD6G22L-50?
Peak amplifier bias is controlled via Pin 5 (Bias Peak), which accepts a DC voltage from −0.5 V to +13 V. In standard W-CDMA operation, VGS(amp)peak is set to 0 V to enable efficient Doherty mode. Adjusting this voltage shifts the peak amplifier's turn-on point, allowing fine-tuning of efficiency versus linearity trade-offs in the BLD6G22L-50.
What thermal performance can be expected from the BLD6G22L-50 at full output?
At 8 W average output power and 28 V drain supply, the BLD6G22L-50 exhibits a typical junction-to-case thermal resistance (Rth(j-case)) of 1.9 K/W. With a heatsink maintaining Tcase ≤ 80 °C, the junction temperature remains within the 200 °C absolute maximum, ensuring reliable long-term operation in production-grade base station hardware.
Is the BLD6G22L-50 suitable for LTE applications?
The BLD6G22L-50 is characterized and optimized for W-CDMA (2110–2170 MHz), not LTE. While its frequency range overlaps LTE Band I (2110–2170 MHz), its Doherty tuning, ACPR, and efficiency curves are validated only for W-CDMA signals with 8.3 dB PAR. For LTE deployment, NXP recommends verifying linearity and ACLR performance separately - the BLD6G22L-50 is not guaranteed for LTE-compliant operation.
BLD6G22L-50,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SOT-1130A
- Packaging:
- Tray
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- Dual, Common Source
- Frequency:
- 2.14GHz
- Gain:
- 14dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- 10.2A
- Noise Figure:
- -
- Current - Test:
- 170 mA
- Power - Output:
- 8W
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- CDFM4
BLD6G22L-50,112 FAQ
1.How can I place an order for BLD6G22L-50,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for BLD6G22L-50,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BLD6G22L-50,112 reliable?
The price and inventory of BLD6G22L-50,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BLD6G22L-50,112 is usually 5 days.
3.What payment methods are accepted for BLD6G22L-50,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BLD6G22L-50,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BLD6G22L-50,112?
BLD6G22L-50,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BLD6G22L-50,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BLD6G22L-50,112?
For technical support, including BLD6G22L-50,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BLD6G22L-50,112 requirements.
6.How does Aetrix verify that BLD6G22L-50,112 is sourced from the original manufacturer or authorized distributors?
All BLD6G22L-50,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BLD6G22L-50,112 meets industry standards.
7.What is the process for return or replacement of BLD6G22L-50,112?
All BLD6G22L-50,112 units undergo pre-shipment inspection (PSI). If there is an issue with BLD6G22L-50,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BLD6G22L-50,112 part is unused and in its original packaging.
Return procedure for BLD6G22L-50,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BLD6G22L-50,112 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
