Texas Instruments BQ294524DRVT
- Part No.:
- BQ294524DRVT
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
BQ294524DRVT.pdf
- Description:
- IC BATT PROT LI-ION 2-3CEL 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ294524DRVT from Texas Instruments is a secondary overvoltage protection IC for 3-series Li-ion battery packs, featuring a fixed 4.45 V OVP threshold, 6.5 s fault detection delay, ±10 mV accuracy, and 1 µA quiescent current. It independently monitors each cell voltage and drives an external N-channel FET to trigger fuse blow during overvoltage events in portable power tools and notebook computers.
For engineers reviewing the BQ294524DRVT datasheet, BQ294524DRVT pinout, BQ294524DRVT application, or BQ294524DRVT equivalent, key selection criteria include OVP threshold tolerance, delay time stability over temperature, low input leakage (<100 nA per cell), thermal pad grounding requirement, and compatibility with 2- or 3-cell stack configurations.
Technical Context
The BQ294524DRVT implements independent analog voltage sensing across three differential inputs (V1–VSS, V2–V1, V3–V2) using an internal multiplexer and precision reference. Its fixed 4.45 V overvoltage threshold is factory-programmed with ±10 mV accuracy at 25°C and drift of ±54 mV over –40°C to +110°C.
Upon detection of any cell exceeding VOV, a dedicated 6.5 s delay timer activates before asserting the open-drain OUT pin high. The device operates from 3 V to 25 V supply (VDD), supports Customer Test Mode (CTM) for accelerated validation, and requires PWRPAD connection to VSS for thermal and functional integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVP Threshold | 4.45 V ±10 mV at 25°C; ensures precise secondary cutoff before cell degradation begins |
| OVP Delay Time | 6.5 s (typ), 5.2–7.8 s over –40°C to +110°C; provides robust fault confirmation window |
| Supply Current | 1 µA (typ) when all cells below VOV; enables ultra-low-power always-on monitoring |
| Input Leakage | <100 nA per cell input; minimizes measurement error and self-discharge impact |
| Operating Temp | –40°C to +110°C ambient; supports industrial-grade battery pack environments |
| Hysteresis | 250–400 mV; prevents oscillation during recovery near trip point |
| Output Drive | High-side open-drain OUT capable of sinking ≥4.5 mA; directly interfaces NMOS gate without level shift |
Pinout & Package
Package: 6-pin WSON (DRV), 2.00 mm × 2.00 mm body size, with exposed thermal pad (PWRPAD) requiring PCB connection to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V3 | Sense input for top cell (3rd cell positive) | Monitors voltage across third cell in 3-series stack; must be filtered with RC network |
| V2 | Sense input for middle cell (2nd cell positive) | Monitors voltage across second cell; tied to V3 in 2-series configuration |
| VSS | Ground reference and lowest cell negative | Common return for all cell measurements and IC ground; connects to PWRPAD |
| V1 | Sense input for bottom cell (1st cell positive) | Monitors voltage across lowest cell; referenced to VSS |
| VDD | Unregulated power supply input | Accepts 3–25 V; requires series resistor and bypass capacitor for noise immunity |
| OUT | Open-drain output driver | Drives external NMOS gate high during OVP; resets low when all cells fall below VOV–VHYS |
Key Features
| Feature | Design Value |
|---|---|
| Independent 3-cell monitoring | Each cell voltage measured differentially (V1–VSS, V2–V1, V3–V2), enabling accurate per-cell OVP in stacked configurations |
| Factory-programmed OVP | Fixed 4.45 V threshold eliminates external component tuning and improves production consistency |
| Thermal pad integration | PWRPAD must be soldered to VSS on PCB to ensure stable operation and meet thermal resistance spec (RθJB = 110.7°C/W) |
| Customer Test Mode (CTM) | Reduces production test time via 15 ms delay override when VDD exceeds V3 by ≥10 V |
| Low-temperature OVP drift | ±54 mV max deviation over –40°C to +110°C ensures reliable protection across full industrial range |
Applications
| Power Tools | Notebook Computers |
|---|---|
Use Scenario: Cordless drill battery packs with 3-series Li-ion cells subject to charger overvoltage faults. IC Role / Device Role / Timing Role: Secondary OVP monitor that triggers NMOS-based fuse blow after 6.5 s confirmed overvoltage on any cell. Use Value: Prevents thermal runaway by cutting power before cell voltage exceeds 4.45 V, complementing primary protection in BMS. | Use Scenario: Slim-profile laptop battery modules where space-constrained layout demands minimal external components. IC Role / Device Role / Timing Role: Standalone overvoltage protector interfacing directly with pack-level FET control circuitry. Use Value: 1 µA quiescent current extends shelf life; 2.0 mm × 2.0 mm WSON package fits tight cell-spacing layouts. |
| Tablets | Portable Instrumentation |
Use Scenario: High-density tablet battery packs with stacked 3-cell configuration and limited thermal margin. IC Role / Device Role / Timing Role: Independent cell voltage supervisor asserting OUT only when V1, V2, or V3 exceeds 4.45 V for 6.5 s. Use Value: ±10 mV OVP accuracy avoids premature shutdown while maintaining safety margin against cell damage. | Use Scenario: Field-deployable medical or test equipment batteries requiring extended operational lifetime and reliability. IC Role / Device Role / Timing Role: Secondary protection layer validating primary BMS decisions under high-temperature ambient conditions. Use Value: Stable performance from –40°C to +110°C ensures consistent OVP behavior across environmental extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ294522DRVT | 4.45 V OVP threshold, 4 s delay (vs. 6.5 s) | Shorter response time suits faster-shutdown systems where immediate action is prioritized over fault confirmation | Select BQ294522DRVT when system-level fault response timing requires sub-5 s assertion |
| BQ294533DRVT | 4.50 V OVP threshold, 6.5 s delay, same package | Higher trip point accommodates wider cell voltage spread or higher-end Li-ion chemistries | Select BQ294533DRVT when nominal cell voltage distribution justifies 4.50 V secondary cutoff |
Compared with BQ294524DRVT, BQ294522DRVT offers identical accuracy and package but reduces delay for faster intervention, while BQ294533DRVT maintains the same 6.5 s timing but raises OVP to 4.50 V-enabling tighter margin control in high-voltage cell stacks without changing board layout.
Availability
BQ294524DRVT is available at Aetrix Electronics and suitable for notebook computers, power tools, and portable instrumentation requiring stable component supply and long-term lifecycle support.
Supply support for BQ294524DRVT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies with broad industrial and consumer market reach.
The BQ2945xy family is designed specifically for secondary overvoltage protection in multi-cell Li-ion battery packs, delivering factory-trimmed precision, ultra-low power consumption, and robust thermal performance in compact WSON packages.
FAQ
What is the overvoltage protection threshold and delay time for BQ294524DRVT?
The BQ294524DRVT has a fixed overvoltage protection threshold of 4.45 V with ±10 mV accuracy at 25°C and a fixed delay time of 6.5 s (5.2–7.8 s over –40°C to +110°C). This configuration is factory-programmed and cannot be adjusted externally. The BQ294524DRVT uses this precise timing and voltage setting to provide reliable secondary protection in 2- or 3-series Li-ion battery applications.
How does the BQ294524DRVT interface with external FETs?
The BQ294524DRVT features an open-drain OUT pin that pulls high (to VDD level) when an overvoltage condition is confirmed after the 6.5 s delay. This signal directly drives the gate of an external N-channel MOSFET, enabling it to short the fuse to ground and initiate power cutoff. The BQ294524DRVT's OUT can sink ≥4.5 mA, eliminating need for external level-shifting or buffering circuits in standard implementations.
Is the thermal pad (PWRPAD) required for BQ294524DRVT operation?
Yes, the PWRPAD on the BQ294524DRVT must be electrically and thermally connected to the VSS net on the PCB. This connection is mandatory for proper functionality, thermal dissipation (RθJB = 110.7°C/W), and electrical stability. Leaving PWRPAD unconnected or floating will result in undefined behavior and potential failure to assert OUT correctly during overvoltage events. The BQ294524DRVT datasheet explicitly requires this bond for all operating conditions.
Can BQ294524DRVT be used in both 2-cell and 3-cell battery configurations?
Yes, the BQ294524DRVT supports both 2-series and 3-series Li-ion cell configurations. In a 2-cell setup, the V3 pin is shorted to V2; in a 3-cell setup, V1, V2, and V3 are connected to the respective cell positives. All three differential inputs (V1–VSS, V2–V1, V3–V2) are monitored independently, and the BQ294524DRVT asserts OUT if any one exceeds 4.45 V for 6.5 s. No configuration pins or external components are needed to switch between modes.
What is Customer Test Mode (CTM) and how is it activated on BQ294524DRVT?
Customer Test Mode (CTM) on the BQ294524DRVT reduces production test time by shortening the overvoltage delay from 6.5 s to ~15 ms. CTM is activated by applying VDD at least 10 V higher than the V3 pin voltage. The mode exits automatically when the VDD–V3 differential drops below 10 V. This feature allows rapid validation of OVP functionality without waiting for full delay timing, and is documented in the BQ294524DRVT datasheet Section 8.4.3.
BQ294524DRVT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Battery Protection
- Battery Chemistry:
- Lithium Ion
- Number of Cells:
- 2 ~ 3
- Fault Protection:
- Over Voltage
- Interface:
- -
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (2x2)
BQ294524DRVT FAQ
1.How can I place an order for BQ294524DRVT through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ294524DRVT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ294524DRVT reliable?
The price and inventory of BQ294524DRVT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ294524DRVT is usually 5 days.
3.What payment methods are accepted for BQ294524DRVT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ294524DRVT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ294524DRVT?
BQ294524DRVT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ294524DRVT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ294524DRVT?
For technical support, including BQ294524DRVT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ294524DRVT requirements.
6.How does Aetrix verify that BQ294524DRVT is sourced from the original manufacturer or authorized distributors?
All BQ294524DRVT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ294524DRVT meets industry standards.
7.What is the process for return or replacement of BQ294524DRVT?
All BQ294524DRVT units undergo pre-shipment inspection (PSI). If there is an issue with BQ294524DRVT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ294524DRVT part is unused and in its original packaging.
Return procedure for BQ294524DRVT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ294524DRVT Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

