Texas Instruments BQ3060PW
- Part No.:
- BQ3060PW
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
BQ3060PW.pdf
- Description:
- IC GAS GAUGE LI-ION 2-4C 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,478
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ3060PW from Texas Instruments is a single-chip, SBS 1.1-compliant battery manager IC for 2–4 series Li-ion/Li-polymer packs, integrating coulomb counting (15-bit effective resolution), dual ADCs (16-bit delta-sigma + integrator), and hardware-based overcurrent/short-circuit protection. It delivers gas gauging via CEDV algorithm, SHA-1 authentication, and external cell balancing drive - deployed in netbook battery packs requiring precise capacity reporting and dual-level safety.
For engineers reviewing the BQ3060PW datasheet, BQ3060PW pinout, BQ3060PW application, or BQ3060PW equivalent, this page provides verified technical context on SMBus 1.1 interface timing (up to 400 kHz), P-channel FET drive specs (VO(FETON) ≥12 V), SRP/SRN coulomb counter input range (–0.20 V to +0.25 V), and thermal shutdown behavior (TMAX = 125–175 °C).
Technical Context
The BQ3060PW implements a dual-ADC architecture: one 15–22-bit integrator ADC dedicated to coulomb counting across SRP/SRN with ±10 μV offset error, and a second 16-bit delta-sigma ADC with 16-channel mux for simultaneous cell voltage (VC1–VC4), temperature (TS1/TS2), and PACK/BAT monitoring. Its 8-bit RISC CPU executes CEDV gauging firmware and supports programmable protection thresholds via internal flash memory.
Protection logic operates at two levels: software-configurable first-level responses (e.g., CHG/DSG FET disable on overvoltage) and hardware-triggered second-level actions (FUSE pin activation for permanent disable on safety overtemperature or AFE register integrity fault). All FET drives (CHG, DSG, ZVCHG) are P-channel high-side with 70–200 µs rise/fall times and VO(FETON) ≥12 V at 20 V pack voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Coulomb Counter Resolution | 15-bit effective resolution per conversion; enables <1% full-scale error in charge/discharge accumulation over temperature. |
| Cell Voltage Accuracy | ±10 mV at 4 V per cell (25 °C); factory-calibrated for 1 kΩ filter resistors - eliminates need for customer voltage calibration in standard designs. |
| SMBus Interface | Compliant with SMBus 1.1; supports slave mode up to 400 kHz (high-speed programming) and timeout detection (25–35 ms) for bus recovery. |
| FET Drive Output | CHG/DSG/ZVCHG outputs drive P-channel MOSFETs with VO(FETON) ≥12 V (at 20 V BAT), tr/tf ≤200 µs (CL = 4700 pF), and VO(FETOFF) ≤0.2 V. |
| Current Protection Thresholds | Configurable OCD/SCD/SCC detection via STATE_CTL register; typical V(OCD) = 50–200 mV (RSNS = 0), with 10 mV program step resolution. |
| Operating Temperature | –40 °C to +85 °C ambient; internal thermal shutdown triggers at 125–175 °C with 10 °C hysteresis for reliable overtemperature recovery. |
| Power Consumption | Sleep mode current <69 µA (discharge/charge FETs ON); shutdown mode draws ≤1 µA - extends battery shelf life during storage. |
Pinout & Package
Package: 24-pin TSSOP (PW), body size 4.4 mm × 7.8 mm, 0.65 mm pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BAT | Power input reference | Connects to most negative cell terminal; serves as analog ground reference for VC1–VC4 and SRN. |
| DSG | P-channel discharge FET gate driver | Active-low output; disables discharge path when pulled low; VO(FETOFF) ≤0.2 V ensures FET turn-off. |
| VC1–VC4 | Cell voltage sense & balance drive | Differential inputs for 2–4 series cells; each doubles as open-drain external balancing driver (RBAL_drive = 0.85–5.7 kΩ). |
| SRP / SRN | Coulomb counter differential input | Measures voltage across 5–20 mΩ sense resistor; accepts –0.20 V to +0.25 V range for bidirectional current sensing. |
| TS1 / TS2 | Thermistor interface | High-impedance analog inputs (RPAD = 87–110 Ω) for NTC thermistors; support dual-point temperature monitoring. |
| SMBD / SMBC | SMBus data/clock | Open-drain I/O pins compliant with SMBus 1.1; support 10–400 kHz clock rates and automatic timeout recovery. |
| CHG / ZVCHG | P-channel charge/pre-charge FET drivers | Independent active-low outputs; ZVCHG enables zero-volt charging of deeply discharged cells. |
| FUSE | Secondary protector interface | Push-pull output for fuse blow control and input for fuse state sensing; triggers on safety-level faults (e.g., AFE_C). |
Key Features
| Feature | Design Value |
|---|---|
| CEDV Gas Gauging Algorithm | Compensates end-of-discharge voltage for temperature and SOC drift, enabling <3% remaining capacity error across 0–100% SOC and –10°C to +60°C. |
| Dual-Level Protection Architecture | First-level (software): configurable OV/UV/OT/OC thresholds; second-level (hardware): FUSE pin activation on AFE register faults or safety overtemperature. |
| Integrated Flash Memory | 20k write cycles, 10-year data retention; stores calibration coefficients, protection settings, and lifetime logging data without external EEPROM. |
| SHA-1 Authentication | Prevents unauthorized battery pack replacement by validating cryptographic challenge-response handshake over SMBus. |
| Auto-Calibration Sequence | Executes on 5 s SMBus idle; cancels SRP/SRN offset error and aligns high-voltage translation chain without host intervention. |
Applications
| Netbook Battery Management | Medical Portable Device Packs |
|---|---|
Use Scenario: Smart battery pack for 3-series Li-ion netbook batteries with SMBus host communication and JEITA-compliant charging. IC Role / Device Role / Timing Role: Primary gas gauge and protection controller; reports remaining capacity, cycle count, and health status via SMBus 1.1 broadcasts every 1 s. Use Value: Enables accurate runtime prediction (<3% error) and prevents field failures via hardware-triggered FUSE blow on cell imbalance or AFE communication fault. |
Use Scenario: Rechargeable battery module for portable ultrasound or infusion pumps requiring FDA-grade safety logging and tamper resistance. IC Role / Device Role / Timing Role: Dual-role safety monitor and authenticated energy meter; logs lifetime max/min temperature and voltage events in flash memory. Use Value: Meets IEC 62304 Class C requirements through SHA-1 authentication and second-level fuse disable on AFE_P register integrity failure. |
| Test Equipment Battery Packs | Industrial Handheld Analyzers |
Use Scenario: High-accuracy battery pack for benchtop multimeters and oscilloscopes needing stable capacity reporting across wide temperature ranges. IC Role / Device Role / Timing Role: Precision coulomb counter with 15-bit effective resolution and auto-calibration; updates cell voltages every 1 s with ±10 mV accuracy. Use Value: Eliminates manual recalibration cycles by maintaining <1% full-scale error over –40°C to +85°C using factory-trimmed ADC offsets. |
Use Scenario: Ruggedized battery system for field-deployed gas analyzers operating in extreme ambient conditions. IC Role / Device Role / Timing Role: Dual-thermistor (TS1/TS2) supported pack manager with internal temperature sensor; triggers charge inhibit below –10°C or above +60°C. Use Value: Prevents lithium plating and thermal runaway via JEITA-compliant charging profiles and hardware overtemperature cutoff at 125°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar battery management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ3050PW | Lacks external cell balancing drive; no ZVCHG pin; reduced FET drive capability (VO(FETON) = 10 V typ.) | Suitable only for 2–3 cell packs without active balancing; cannot support zero-volt charge recovery. | Select BQ3050PW only if cost sensitivity outweighs need for 4-cell support and pre-charge functionality. |
| BQ30Z55DBTR | Includes integrated high-side charge/discharge switches; adds QMAX learning and Impedance Track™ gauging; uses 32-pin VQFN package. | Targets higher-end notebooks with adaptive learning algorithms; requires PCB redesign due to different pinout and footprint. | Choose BQ30Z55DBTR when advanced self-learning gauging and embedded FETs justify layout change and higher BOM cost. |
Compared with BQ3060PW, BQ3050PW omits ZVCHG and balancing drive - limiting use to simpler 2–3 cell systems - while BQ30Z55DBTR replaces discrete FET control with integrated switches and adds impedance-based gauging, increasing accuracy but requiring new layout and firmware adaptation.
Availability
BQ3060PW is available at Aetrix Electronics and suitable for netbook battery packs, medical portable device power systems, and industrial handheld analyzer designs requiring stable component supply, long-term lifecycle support, and traceable sourcing for safety-critical applications.
Supply support for BQ3060PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and battery management solutions, with over 40 years of power management innovation.
The BQ3060PW belongs to TI's bq30xx family of smart battery managers, designed specifically for cost-sensitive, space-constrained 2–4 cell Li-ion packs requiring SBS 1.1 compliance, hardware safety redundancy, and flash-based configuration flexibility.
FAQ
What is the primary function of the BQ3060PW in a battery pack?
The BQ3060PW serves as a fully integrated battery manager IC that performs real-time coulomb counting, cell voltage and temperature monitoring, CEDV-based gas gauging, SMBus 1.1 communication, and dual-level (software + hardware) protection for 2–4 series Li-ion/Li-polymer battery packs. It directly controls CHG, DSG, and ZVCHG FETs and supports SHA-1 authentication to prevent counterfeit pack usage.
Does the BQ3060PW support zero-volt charging, and how is it implemented?
Yes, the BQ3060PW supports zero-volt charging via its dedicated ZVCHG pin (Pin 22), which drives a P-channel pre-charge FET. When enabled, ZVCHG allows safe trickle charging of deeply discharged cells (down to 0 V) before initiating normal CC/CV charging - critical for recovering abused Li-ion cells without risking copper shunting.
How does the BQ3060PW handle cell balancing, and what external components are required?
The BQ3060PW provides external cell balancing drive on VC1–VC4 pins, each capable of sinking current through an external FET/resistor network. Internal pull-down resistances range from 0.85 kΩ (VC4) to 5.7 kΩ (VC1) when active. No balancing MOSFETs are integrated - external discrete FETs and resistors must be added per cell to implement voltage-based passive balancing during charge.
What are the SMBus timing limits and fail-safe mechanisms built into the BQ3060PW?
The BQ3060PW supports SMBus 1.1 up to 400 kHz in high-speed programming mode. It enforces strict timing: tTIMEOUT = 25–35 ms for bus error detection, tLOW/MEXT ≤300 ns for master extension, and tLOW/SEXT ≤10 ms for slave extension. A continuous 5 s SMBus idle triggers auto-calibration, and violation of tHIGH (>50 µs) resets ongoing transactions - ensuring robust communication in noisy environments.
Can the BQ3060PW operate without external calibration, and what is its default voltage accuracy?
Yes, the BQ3060PW ships factory-calibrated for voltage measurement. With 1 kΩ filter resistors on VC1–VC4, it achieves ±10 mV accuracy per cell at 4 V and 25 °C. This eliminates the need for customer voltage calibration in standard applications. For improved accuracy across temperature, optional user calibration is supported via SMBus commands documented in SLUA502.
BQ3060PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Multi-Function Controller
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 2 ~ 4
- Fault Protection:
- Over Current, Over Temperature, Over/Under Voltage, Short Circuit
- Interface:
- SMBus
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP
BQ3060PW FAQ
1.How can I place an order for BQ3060PW through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ3060PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ3060PW reliable?
The price and inventory of BQ3060PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ3060PW is usually 5 days.
3.What payment methods are accepted for BQ3060PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ3060PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ3060PW?
BQ3060PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ3060PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ3060PW?
For technical support, including BQ3060PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ3060PW requirements.
6.How does Aetrix verify that BQ3060PW is sourced from the original manufacturer or authorized distributors?
All BQ3060PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ3060PW meets industry standards.
7.What is the process for return or replacement of BQ3060PW?
All BQ3060PW units undergo pre-shipment inspection (PSI). If there is an issue with BQ3060PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ3060PW part is unused and in its original packaging.
Return procedure for BQ3060PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ3060PW Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

