Texas Instruments BQ3285ESS-N
- Part No.:
- BQ3285ESS-N
- Manufacturer:
- Texas Instruments
- Category:
- Real Time Clocks
- Package:
- -
- Datasheet:
-
BQ3285ESS-N.pdf
- Description:
- REAL TIME CLOCK, 1 TIMER(S)
- Quantity:
- Payment:

- Shipping:

Inventory:2,318
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ3285ESS-N from Texas Instruments is a low-power, battery-backed real-time clock (RTC) IC providing time-of-day and 100-year calendar functions with alarm, wake-up, and 242-byte nonvolatile SRAM storage. It operates from 2.7–3.6V (bq3285L variant), supports Intel/Motorola bus timing, delivers <0.5µA battery current, and integrates 32.768kHz crystal oscillator circuitry for embedded PC and industrial control applications.
For engineers reviewing the BQ3285ESS-N datasheet, BQ3285ESS-N pinout, BQ3285ESS-N application, or BQ3285ESS-N equivalent, key selection considerations include its dual-voltage compatibility (3V/5V variants), battery-backup interrupt capability, BCD/binary data format flexibility, programmable square-wave output (122µs–500ms periodic rates), and direct IBM AT-compatible replacement functionality.
Technical Context
The BQ3285ESS-N implements a fully autonomous RTC core with a 32.768kHz crystal oscillator, 1Hz update cycle, and integrated power-fail detection that switches to backup cell (BC) when VCC drops below VPFD (2.53V typical for L-version). Its register-mapped interface uses multiplexed AD0–AD7 with AS/DS/R/W/CS control signals and supports both Motorola and Intel bus timing via MOT pin configuration.
Three maskable interrupt sources-periodic (122µs–500ms), alarm (second-to-day granularity, active in battery mode), and update-ended-are managed through dedicated bits in registers B and C. The device includes 14 bytes of RTC/control registers and 242 bytes of general-purpose nonvolatile RAM, write-protected during power failure to preserve data integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.7–3.6V - Enables direct integration into 3V microcontroller systems without level-shifting. |
| Battery Current | <0.5µA - Ensures multi-year operation on standard 3V lithium coin cell during backup mode. |
| Crystal Frequency | 32.768kHz - Matches industry-standard quartz timing source; supports external waveform injection at X1. |
| Nonvolatile RAM | 242 bytes - Provides ample user storage for configuration, calibration, or event logs independent of main system power. |
| Alarm Wake-Up | Active in battery-backup mode - Enables system-level power management by asserting INT while VCC is absent. |
| Bus Timing | Selectable Intel/Motorola - Configured via MOT pin; eliminates need for external bus translation logic. |
| Update Cycle | 1-second interval with UIP flag - Allows safe read access to time/calendar registers only when update-in-progress is cleared. |
Pinout & Package
Package: 24-pin SSOP (Small Outline Shrink Plastic Package), RoHS-compliant, body width 0.209 inch (5.30 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Primary power supply input | Accepts 2.7–3.6V; powers RTC core, registers, and I/O during normal operation. |
| VSS | Ground reference | Common return path for all digital and analog circuits; two pins (8 and 16) ensure low-impedance grounding. |
| AD0–AD7 | Multiplexed address/data bus | Carries both address and data in time-division manner; requires AS strobe for demultiplexing. |
| AS | Address strobe input | Falling edge latches address from AD0–AD7; functionally equivalent to Intel ALE or Motorola E signal. |
| DS | Data strobe / RD/WR control | Controls data transfer timing; behavior depends on MOT setting (Motorola DS vs. Intel RD/WR). |
| R/W | Read/write direction control | High = read, low = write (Motorola); rising edge latches write data (Intel). |
| CS | Chip select | Must be held low during entire data-transfer phase to enable register access. |
| INT | Open-drain interrupt output | Asserts low on alarm/update/periodic events; remains functional during battery backup when pulled to alternate supply. |
| SQW | Programmable square-wave output | Delivers selectable frequencies (122µs–500ms periodic or 32.768kHz) when SQWE and 32KE bits are set. |
| MOT | Bus architecture select | Tied to VCC for Motorola timing, VSS for Intel; internal 30kΩ pull-down ensures default Intel compatibility. |
| X1/X2 | Crystal oscillator inputs | Connects to 32.768kHz crystal (6pF load); X1 accepts external 32.768kHz waveform if crystal omitted. |
| BC | Backup cell input | Connects to 3V lithium cell; internal switch-over circuit engages when VCC falls below VBC (3V typical). |
| RST | Reset input | Pulling low resets control registers and places INT in high-impedance state; may be tied to VCC to retain settings across power cycles. |
| EXTRAM | Extended RAM enable | Low enables access to RTC registers; high enables 128-byte extended SRAM block (total 242 bytes). |
| RCL | RAM clear input | Pulled low ≥125ms clears all 242 storage bytes to 0xFF; does not affect clock/calendar registers. |
Key Features
| Feature | Design Value |
|---|---|
| Direct IBM AT-compatible replacement | Pin- and function-compatible with DS1285 and MC146818A, enabling drop-in upgrade in legacy PC designs. |
| 32.768kHz oscillator output | Enabled via register A (OSC2–OSC0 = 011) and register B/C (SQWE = 1, 32KE = 1); provides precise timing reference for power management subsystems. |
| Alarm interrupt in battery mode | INT remains active and functional when VCC is absent, allowing microcontrollers to remain in deep sleep until scheduled wake-up event. |
| BCD or binary time/calendar format | Selectable via DF bit in register B; simplifies firmware parsing and avoids software-based BCD conversion overhead. |
| Daylight saving adjustment | Automatically adjusts time on first Sunday in April (spring forward) and last Sunday in October (fall back) when DSE = 1. |
| Write-protection during power failure | Automatic register lockout triggered when VCC drops below VPFD (2.53V), preventing corruption of RTC and SRAM data. |
Applications
| Industrial PLC Time Stamping | Legacy PC BIOS Clock Module |
|---|---|
Use Scenario: Recording timestamped sensor readings and fault logs in programmable logic controllers operating in unattended environments. IC Role / Device Role / Timing Role: Primary real-time clock and calendar source; maintains accurate time during AC power loss using backup battery. Use Value: Ensures deterministic, traceable event sequencing across extended power-outage periods without host CPU intervention. |
Use Scenario: Replacing aging MC146818A or DS1285 RTC modules in industrial AT-compatible motherboards requiring long-term BIOS timekeeping. IC Role / Device Role / Timing Role: Drop-in RTC peripheral providing IBM AT-compatible register map, interrupt behavior, and pinout. Use Value: Eliminates redesign effort while adding enhanced features including lower battery current and selectable bus timing. |
| Smart Energy Meter Calendar | Medical Device Sleep/Wake Scheduler |
Use Scenario: Maintaining billing-cycle calendar, tariff schedule, and daylight saving transitions in utility-grade electricity meters. IC Role / Device Role / Timing Role: Standalone calendar engine with automatic leap-year correction and configurable alarm intervals. Use Value: Guarantees regulatory-compliant timekeeping accuracy over 10+ year field deployment with minimal firmware overhead. |
Use Scenario: Controlling periodic sensor activation and data transmission in portable medical monitors powered by rechargeable batteries. IC Role / Device Role / Timing Role: Low-power wake-up timer triggering MCU from deep-sleep mode at precise intervals (e.g., every 15 minutes). Use Value: Extends battery life by >40% compared to polling-based timing, leveraging sub-0.5µA battery current and hardware alarm interrupt. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1285 | 5V-only operation (4.5–5.5V); higher battery current (~1µA); no 32.768kHz output; fixed Intel bus timing. | Lacks 3V support and programmable square-wave output; suitable only for legacy 5V-only systems. | Choose DS1285 only when strict pin-for-pin replacement in existing 5V AT designs is required and 3V compatibility is unnecessary. |
| PCF8583 | I²C interface (vs. parallel bus); no built-in oscillator (requires external 32.768kHz source); 256-byte RAM; no alarm wake-up in battery mode. | Requires I²C host controller and external crystal; lacks battery-active interrupt capability for true low-power scheduling. | Prefer PCF8583 only when board space is constrained and I²C infrastructure already exists; avoid when wake-up-from-backup is critical. |
Compared with DS1285 and PCF8583, the BQ3285ESS-N uniquely combines 3V operation, sub-0.5µA battery current, hardware alarm wake-up during backup, and programmable 32.768kHz output - making it optimal for new 3V embedded designs requiring autonomous timekeeping and power-aware scheduling.
Availability
BQ3285ESS-N is available at Aetrix Electronics and suitable for industrial PLCs, legacy PC BIOS upgrades, smart energy meters, portable medical devices, and automotive infotainment systems requiring stable component supply and long-term lifecycle support.
Supply support for BQ3285ESS-N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in precision timing solutions.
The BQ3285ESS-N belongs to TI's real-time clock product line, designed specifically for battery-backed timekeeping in industrial, computing, and medical applications where accuracy, low power, and long-term reliability are critical.
FAQ
What voltage range does the BQ3285ESS-N support?
The BQ3285ESS-N operates from 2.7V to 3.6V, making it compatible with modern 3V microcontroller systems. It includes internal power-fail detection that automatically switches to the backup cell (BC) when VCC drops below 2.53V (typical), ensuring uninterrupted RTC and SRAM operation. This 3V-specific variant replaces the 5V-only bq3285E version in low-power designs.
Does the BQ3285ESS-N support both BCD and binary time formats?
Yes, the BQ3285ESS-N supports both BCD and binary representations for time, alarm, and calendar data. The Data Format (DF) bit in register B selects the mode globally. When DF = 0, all values are stored in BCD (e.g., 0x23 for 23 seconds); when DF = 1, they are stored in pure binary (e.g., 0x17). This flexibility reduces firmware complexity in systems requiring either format.
How does the alarm wake-up feature work in battery-backup mode?
The BQ3285ESS-N asserts its open-drain INT pin low during battery backup when an alarm condition occurs - even with VCC removed. To use this, INT must be pulled up to a separate always-on supply (e.g., backup rail or coin-cell regulator). The alarm comparison runs autonomously in hardware, matching hours/minutes/seconds registers against alarm registers once per second, enabling true zero-power wake-up scheduling.
Can the BQ3285ESS-N generate a 32.768kHz output?
Yes, the BQ3285ESS-N can output a clean 32.768kHz signal on the SQW pin. This requires setting OSC2–OSC0 = 011 in register A, SQWE = 1 in register B, and 32KE = 1 in register C. Unlike lower-frequency square-wave outputs, this 32.768kHz mode is explicitly enabled by the 32KE bit and provides a stable timing reference for external power-management ICs or ADC sampling clocks.
What is the purpose of the EXTRAM pin on the BQ3285ESS-N?
The EXTRAM pin on the BQ3285ESS-N controls access mode: when low, the device maps to its 14-byte RTC/control register space (addresses 0–13); when high, it enables access to the full 242-byte nonvolatile SRAM block (including 128 bytes of extended RAM). This dual-mode addressing allows efficient use of the same parallel bus for both timekeeping and user data storage without external logic.
BQ3285ESS-N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- Features:
- -
- Memory Size:
- -
- Time Format:
- -
- Date Format:
- -
- Interface:
- -
- Voltage - Supply:
- -
- Voltage - Supply, Battery:
- -
- Current - Timekeeping (Max):
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- -
BQ3285ESS-N FAQ
1.How can I place an order for BQ3285ESS-N through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ3285ESS-N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ3285ESS-N reliable?
The price and inventory of BQ3285ESS-N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ3285ESS-N is usually 5 days.
3.What payment methods are accepted for BQ3285ESS-N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ3285ESS-N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ3285ESS-N?
BQ3285ESS-N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ3285ESS-N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ3285ESS-N?
For technical support, including BQ3285ESS-N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ3285ESS-N requirements.
6.How does Aetrix verify that BQ3285ESS-N is sourced from the original manufacturer or authorized distributors?
All BQ3285ESS-N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ3285ESS-N meets industry standards.
7.What is the process for return or replacement of BQ3285ESS-N?
All BQ3285ESS-N units undergo pre-shipment inspection (PSI). If there is an issue with BQ3285ESS-N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ3285ESS-N part is unused and in its original packaging.
Return procedure for BQ3285ESS-N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ3285ESS-N Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

