Texas Instruments BQ4010MA-150
- Part No.:
- BQ4010MA-150
- Manufacturer:
- Texas Instruments
- Category:
- Memory
- Package:
- 28-DIP Module (0.61", 15.49mm)
- Datasheet:
-
BQ4010MA-150.pdf
- Description:
- IC NVSRAM 64KBIT PARALLEL 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,013
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ4010MA-150 from Texas Instruments is a nonvolatile 8 k × 8 (65,536-bit) SRAM with integrated lithium backup, 150 ns access time, 5 V operation, and 0°C to 70°C temperature range. It functions as a standard CMOS SRAM during normal operation and automatically preserves data during power loss using internal battery switchover - used in industrial control memory retention and embedded instrumentation data logging.
For engineers reviewing the BQ4010MA-150 datasheet, BQ4010MA-150 pinout, BQ4010MA-150 application, or BQ4010MA-150 equivalent, key selection considerations include power-fail detect threshold (VPFD = 4.62 V), write-protection timing (tWPT ≤ 150 µs), data retention duration (>10 years), and compatibility with industry-standard 28-pin DIP 64-Kb SRAM layouts.
Technical Context
The BQ4010MA-150 integrates a CMOS SRAM core, power-fail detection circuitry monitoring VCC against VPFD = 4.62 V (typ), and automatic lithium cell activation when VCC drops below VSO ≈ 3 V. Its control logic enforces unconditional write-protection within tWPT ≤ 150 µs of power failure detection and maintains high-impedance I/O states during backup mode.
During power-up, the device holds write-protection for tCER ≤ 120 ms after VCC exceeds VPFD to ensure processor stabilization. The internal lithium coin cell remains electrically isolated until first VCC application, limiting self-discharge to ~0.5% per year prior to activation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory density | 8 k × 8 (65,536 bits) - supports byte-wide data bus interfacing without external multiplexing |
| Access time | 150 ns - determines minimum CPU wait-state requirement for direct bus connection |
| Supply voltage | 4.75 V to 5.50 V - compatible with standard 5 V TTL/CMOS logic rails and tolerates ±5% regulation |
| Power-fail threshold | VPFD = 4.62 V (typ) - triggers write-protection before brownout disrupts SRAM read/write integrity |
| Data retention | >10 years without VCC - enabled by isolated lithium cell with <0.5%/year self-discharge pre-activation |
| Operating temperature | 0°C to 70°C - qualified for commercial-grade embedded systems with passive cooling |
| Standby current | ISB1 ≤ 2 µA (CE = VIH) - enables ultra-low-power hold mode in battery-backed systems |
Pinout & Package
28-pin plastic dual-in-line package (PDIP), MA package type, 0.6-inch width, through-hole mounting. Pin 1 index located at bottom-left corner (viewed top-down with notch left).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A12 | Address inputs | 13-bit address bus supporting full 8 k-word decoding; no external address latching required |
| DQ0–DQ7 | Bi-directional data I/O | 8-bit parallel data path; high-impedance state enforced during write-protection or CE/OE deassertion |
| CE | Chip-enable input | Active-low enable controlling device selection; initiates tCER delay on power-up recovery |
| WE | Write-enable input | Active-low signal qualifying write cycles; combined with CE to define write window per timing table |
| OE | Output-enable input | Active-low control for output drivers; allows read-data gating independent of chip select |
| VCC | Positive supply | Primary 5 V power rail; monitored continuously for VPFD violation and automatic backup switchover |
| VSS | Ground reference | System common return; referenced for all input thresholds and output drive levels |
| NC | No-connect | Pins 1 and 26 are unconnected internally - must remain floating or grounded per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Automatic power-fail write-protection | Triggers at VPFD = 4.62 V (typ), disabling writes and tri-stating outputs within ≤150 µs to prevent corruption |
| Integrated lithium backup | Self-contained coin cell electrically isolated until first VCC application, enabling >10-year data retention |
| Industry-standard pinout | 28-pin DIP layout matches JEDEC 64-Kb SRAM footprint - drop-in replacement for legacy volatile SRAMs |
| Unlimited write cycles | Standard SRAM endurance (no wear-out mechanism) - unlike EEPROM/Flash, supports continuous logging |
| Zero external components | Requires no external capacitors, regulators, or battery management circuitry - simplifies BOM and layout |
Applications
| Industrial PLC Data Buffer | Metering Device Event Log |
|---|---|
|
Use Scenario: Retaining configuration parameters and last-known sensor readings during mains power interruption in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile memory buffer holding critical runtime state; activated automatically on VCC sag below 4.62 V. Use Value: Eliminates need for external battery + supervisor IC, reducing board area and qualification effort while guaranteeing ≥10-year data integrity. |
Use Scenario: Storing timestamped energy consumption events in smart electricity meters subject to frequent grid outages. IC Role / Device Role / Timing Role: Byte-addressable SRAM with deterministic write-protection latency (≤150 µs) preserving event sequence accuracy. Use Value: Ensures no event loss during brownouts; leverages unlimited write cycles for high-frequency logging without endurance limits. |
| Medical Diagnostic Instrument Cache | Avionics Black Box Memory |
|
Use Scenario: Caching real-time waveform data in portable ECG monitors where battery swap may interrupt main power. IC Role / Device Role / Timing Role: Standby-mode memory retaining acquired samples during power transitions; isolated lithium cell prevents data decay. Use Value: Maintains diagnostic continuity across power cycles without software-initiated save routines or external NV memory interfaces. |
Use Scenario: Recording flight parameter snapshots in aircraft data recorders requiring guaranteed retention after emergency power loss. IC Role / Device Role / Timing Role: Fail-safe memory with tCER ≤ 120 ms power-up stabilization delay ensuring clean re-engagement post-recovery. Use Value: Meets DO-160 lightning-induced transient immunity requirements via autonomous hardware-level protection - no firmware dependency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STK15C88-150 | 5 V-only, 8 k × 8 NVSRAM; VPFD = 4.5 V; tWPT = 200 µs; same 28-pin DIP | Slightly slower write-protection response; lower VPFD increases risk of false triggers near 5 V rail noise | Acceptable where system VCC ripple is tightly controlled and 50 µs longer tWPT is tolerable |
| DS1248-150+ | 5 V NVSRAM with RTC; VPFD = 4.25 V; tWPT = 100 µs; 28-pin DIP but includes integrated clock/calendar | Provides time-stamped logging capability absent in BQ4010MA-150; higher quiescent current (1 µA vs 2 µA) | Preferred when timestamping is required; otherwise over-specified due to RTC overhead and cost premium |
Compared with STK15C88-150 and DS1248-150+, the BQ4010MA-150 offers tighter VPFD tolerance (4.62 V) for robust 5 V system brownout detection, faster write-protection initiation (≤150 µs), and lowest standby current among equivalents - making it optimal for power-constrained, high-integrity data buffering.
Availability
BQ4010MA-150 is available at Aetrix Electronics and suitable for industrial control, metering infrastructure, and medical diagnostics requiring stable component supply despite its obsolete status - supported via verified legacy inventory and traceable second-source channels.
Supply support for BQ4010MA-150 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in reliable memory solutions.
The BQ4010MA-150 belongs to TI's bq40xx nonvolatile SRAM family, designed specifically for applications demanding seamless data retention across uncontrolled power interruptions - targeting industrial, instrumentation, and infrastructure equipment.
FAQ
What is the power-fail detect threshold voltage for BQ4010MA-150?
The BQ4010MA-150 uses a fixed power-fail detect threshold VPFD = 4.62 V (typical), calibrated for 5 V systems with ±5% supply tolerance. This value is factory-trimmed and not user-adjustable. When VCC falls below this threshold, the device immediately initiates write-protection and switches to internal lithium backup. The BQ4010MA-150 does not support alternative VPFD settings or external adjustment.
Does BQ4010MA-150 require external components for battery backup operation?
No, the BQ4010MA-150 requires zero external components for nonvolatile operation. Its internal lithium coin cell is pre-installed and electrically isolated until first application of VCC; thereafter, the integrated control circuitry autonomously manages switchover, write-protection, and retention. No external capacitors, regulators, or battery chargers are needed - simplifying design and reducing bill-of-materials cost.
Is BQ4010MA-150 pin-compatible with standard 64-Kb SRAMs?
Yes, the BQ4010MA-150 uses an industry-standard 28-pin DIP (MA package) footprint identical to JEDEC 64-Kb SRAMs such as the HM628128 or IS61LV25616. All address, data, and control signals (A0–A12, DQ0–DQ7, CE, WE, OE, VCC, VSS) map directly - enabling drop-in replacement without PCB redesign. Pins 1 and 26 are NC and must remain unconnected.
How long does BQ4010MA-150 retain data without external power?
The BQ4010MA-150 retains data for more than 10 years without external power, based on TI's characterization at TA = 25°C. This assumes the internal lithium cell has been activated by at least one prior VCC application; prior to activation, self-discharge is ~0.5% per year. Retention time decreases at elevated temperatures but remains validated across the 0°C to 70°C operating range.
What happens to BQ4010MA-150 outputs during power-down?
When VCC falls below VPFD = 4.62 V, the BQ4010MA-150 places all DQ0–DQ7 pins into high-impedance state within ≤150 µs, regardless of ongoing bus activity. CE, WE, and OE inputs are treated as "don't care," and no further read or write operations are acknowledged. This prevents bus contention and ensures system-level signal integrity during backup mode - a hardware-enforced behavior independent of software control.
BQ4010MA-150 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-DIP Module (0.61", 15.49mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- NVSRAM
- Technology:
- NVSRAM (Non-Volatile SRAM)
- Memory Size:
- 64Kbit
- Memory Organization:
- 8K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 150ns
- Access Time:
- 150 ns
- Voltage - Supply:
- 4.75V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-DIP Module (18.42x37.72)
BQ4010MA-150 FAQ
1.How can I place an order for BQ4010MA-150 through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ4010MA-150 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ4010MA-150 reliable?
The price and inventory of BQ4010MA-150 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ4010MA-150 is usually 5 days.
3.What payment methods are accepted for BQ4010MA-150?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ4010MA-150 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ4010MA-150?
BQ4010MA-150 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ4010MA-150 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ4010MA-150?
For technical support, including BQ4010MA-150 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ4010MA-150 requirements.
6.How does Aetrix verify that BQ4010MA-150 is sourced from the original manufacturer or authorized distributors?
All BQ4010MA-150 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ4010MA-150 meets industry standards.
7.What is the process for return or replacement of BQ4010MA-150?
All BQ4010MA-150 units undergo pre-shipment inspection (PSI). If there is an issue with BQ4010MA-150, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ4010MA-150 part is unused and in its original packaging.
Return procedure for BQ4010MA-150:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ4010MA-150 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

