Texas Instruments BQ4011MA-100
- Part No.:
- BQ4011MA-100
- Manufacturer:
- Texas Instruments
- Category:
- Memory
- Package:
- 28-DIP Module (0.61", 15.49mm)
- Datasheet:
-
BQ4011MA-100.pdf
- Description:
- IC NVSRAM 256KBIT PARALLEL 28DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,183
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ4011MA-100 from Texas Instruments is a 32 k × 8 nonvolatile SRAM with integrated lithium backup, 5-V operation, 100 ns access time, and 28-pin DIP package. It functions as a standard SRAM during normal operation and automatically preserves data during power loss in industrial control and metering systems requiring long-term memory retention without external circuitry.
For engineers reviewing the BQ4011MA-100 datasheet, BQ4011MA-100 pinout, BQ4011MA-100 application, or BQ4011MA-100 equivalent, key selection criteria include VPFD threshold (4.62 V), tCER recovery time (120 ms max), data retention duration (≥10 years), and compatibility with industry-standard 256-kb SRAM layouts.
Technical Context
The BQ4011MA-100 integrates a CMOS SRAM core, power-fail detection circuitry, and a lithium coin cell within a single 28-pin DIP module. Its VPFD threshold is fixed at 4.62 V (typical) for 5-V systems with ±5% tolerance, triggering automatic write-protection and battery switchover when VCC falls below this level.
During power-up, the device enforces a 120 ms chip-enable recovery window (tCER) before allowing writes, ensuring processor stabilization. The internal lithium cell remains electrically isolated until first VCC application, limiting self-discharge to ~0.5% per year prior to activation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 32 k × 8 (262,144 bits); supports byte-wide data bus interfacing without address decoding overhead |
| Access Time | 100 ns; enables direct interface with legacy microcontrollers and FPGAs operating at ≤10 MHz bus speeds |
| Supply Voltage | 4.75–5.50 V; compliant with standard 5-V TTL/CMOS logic rails and tolerant of 5% supply variation |
| Power-Fail Threshold | VPFD = 4.62 V (typ); triggers write-protection before brownout disrupts system-level memory access integrity |
| Data Retention | ≥10 years without VCC; achieved via low-leakage SRAM core and isolated lithium backup with <0.5%/yr self-discharge pre-activation |
| Standby Current | ISB1 = 1–2 µA (CE = VIH); eliminates need for external power-gating in battery-backed applications |
| Package | 28-pin DIP (MA); drop-in replacement for standard 256-kb SRAM footprints, enabling legacy board reuse |
Pinout & Package
28-pin plastic dual-in-line package (MA), 0.600-inch width, through-hole mounting. Pin 14 is VSS (ground), Pin 28 is VCC (5-V supply), and all address/data/control signals conform to JEDEC-standard 256-kb SRAM layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A14 | Address inputs | 15-bit address bus supporting full 32 k-word addressing; compatible with Z80, 8051, and 68K family address maps |
| DQ0–DQ7 | Data input/output | Bi-directional 8-bit data bus; high-impedance state enforced during write-protection to prevent bus contention |
| CE | Chip-enable input | Active-low enable controlling device selection; initiates tCER delay on power-up before write capability resumes |
| OE | Output-enable input | Active-low control for read-data output gating; outputs enter high-Z state when OE = VIH or during power-fail detection |
| WE | Write-enable input | Active-low signal qualifying write cycles; held high during reads and disabled during automatic write-protection |
| VCC | Supply voltage input | Primary 5-V power rail; monitored continuously for VPFD violation; powers SRAM core and control logic |
| VSS | Ground | Reference return path for all digital and analog circuitry; decoupling required within 0.5 inch of Pin 14 |
Key Features
| Feature | Design Value |
|---|---|
| Automatic write-protection | Triggers unconditionally at VPFD = 4.62 V, eliminating need for external supervisor ICs or firmware intervention |
| Integrated lithium backup | Self-contained energy source with >10-year data retention; electrically isolated until first VCC application to minimize shelf-life degradation |
| Standard SRAM operation | Full read/write functionality with unlimited cycles during valid VCC; no special timing or command sequences required |
| Industry-standard pinout | 28-pin DIP layout matches 256-kb SRAM footprint, enabling drop-in replacement without PCB redesign |
| Power-up stabilization delay | tCER = 120 ms maximum ensures CPU reset completion and clock stability before memory writes are permitted |
Applications
| Smart Electricity Metering | Industrial PLC Data Logging |
|---|---|
|
Use Scenario: Storing tariff schedules, consumption history, and tamper-event timestamps in utility meters operating unattended for >10 years. IC Role / Device Role / Timing Role: Nonvolatile memory buffer retaining critical billing data across grid outages and scheduled firmware updates. Use Value: Eliminates external EEPROM and battery management circuitry while guaranteeing ≥10-year data integrity without maintenance. |
Use Scenario: Capturing sensor readings and alarm states in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Fail-safe memory holding last-known operational state during unexpected AC power loss or emergency shutdown. Use Value: Enables deterministic restart after power restoration by preserving process variables and sequence-of-events records. |
| Medical Diagnostic Equipment | Avionics Black Box Recorders |
|
Use Scenario: Archiving calibration coefficients, usage logs, and fault codes in portable ultrasound and ECG devices with intermittent charging cycles. IC Role / Device Role / Timing Role: Battery-backed SRAM maintaining configuration integrity between clinical sessions without volatile RAM refresh overhead. Use Value: Reduces BOM count by integrating backup power and memory, meeting IEC 60601-1 leakage current limits during standby. |
Use Scenario: Recording flight parameters and cockpit voice in aircraft crash-survivable recorders where power interruption is frequent and unpredictable. IC Role / Device Role / Timing Role: Mission-critical nonvolatile storage with guaranteed write-protection during voltage transients induced by lightning strikes or generator faults. Use Value: Meets DO-160 Section 22 surge immunity requirements via autonomous VPFD-triggered protection, independent of host controller response time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ4011YMA-100 | VPFD = 4.37 V (typ), optimized for 5-V systems with ±10% supply tolerance; otherwise identical architecture and pinout | Suitable for wider-input-range industrial supplies where tighter VPFD margin is acceptable | Select BQ4011YMA-100 only if system VCC can dip to 4.37 V without functional impact; BQ4011MA-100 provides stricter brownout immunity |
| BQ4011LYMA-70N | 3.3-V operation (VCC = 3.0–3.6 V), VPFD = 2.90 V (typ), industrial temp range (–40°C to 85°C); same 28-pin DIP package | Required for modern low-voltage embedded systems and extended-temperature deployments | Choose BQ4011LYMA-70N for 3.3-V designs or harsh environments; not electrically compatible with 5-V BQ4011MA-100 without level-shifting |
Compared with BQ4011YMA-100 and BQ4011LYMA-70N, the BQ4011MA-100 delivers optimal brownout resilience for tightly regulated 5-V systems, while its commercial temperature grade (0°C to 70°C) simplifies thermal design in controlled environments-making it ideal for metering and medical applications where precision VPFD timing and long-term data retention are prioritized over wide-temp operation or low-voltage support.
Availability
BQ4011MA-100 is available at Aetrix Electronics and suitable for smart metering, industrial data logging, medical diagnostics, and avionics black box recorders requiring stable component supply and guaranteed 10-year data retention.
Supply support for BQ4011MA-100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in memory and power management solutions.
The BQ4011MA-100 belongs to TI's nonvolatile SRAM product line, engineered to replace external battery + SRAM + supervisor combinations in mission-critical data retention applications where reliability and long-term stability are paramount.
FAQ
What is the power-fail detect voltage (VPFD) for BQ4011MA-100?
The BQ4011MA-100 has a typical VPFD of 4.62 V, designed for 5-V systems with ±5% supply tolerance. This threshold ensures write-protection activates before VCC drops low enough to corrupt memory operations. The value is factory-trimmed and does not require external configuration. BQ4011MA-100 maintains this specification across its commercial temperature range (0°C to 70°C).
Does BQ4011MA-100 require external components to function as nonvolatile SRAM?
No, the BQ4011MA-100 requires no external components. It integrates a CMOS SRAM core, lithium backup cell, power-fail detection circuitry, and switchover logic into a single 28-pin DIP module. Once soldered and powered, BQ4011MA-100 operates as a standard SRAM during normal conditions and autonomously preserves data during power loss without additional ICs or discrete parts.
How long does BQ4011MA-100 retain data without power?
The BQ4011MA-100 retains stored data for at least 10 years without external power, based on TI's characterization at 25°C. This retention period begins after the first application of VCC, which electrically connects the internal lithium cell. Shelf-life prior to first power-up is extended by isolation, limiting self-discharge to approximately 0.5% per year.
Is BQ4011MA-100 pin-compatible with standard 256-kb SRAMs?
Yes, the BQ4011MA-100 uses an industry-standard 28-pin DIP (MA) package with identical pinout to conventional 256-kb SRAMs. Address lines A0–A14, data lines DQ0–DQ7, and control signals CE/OE/WE map directly-enabling drop-in replacement on existing PCBs without layout changes or signal routing modifications.
What happens to BQ4011MA-100 outputs during power-down?
When VCC falls below VPFD, BQ4011MA-100 immediately places all DQ lines in high-impedance state and treats all inputs as "don't care." This prevents bus contention and unintended writes during brownout. Outputs remain in high-Z until VCC rises above VPFD and the 120 ms tCER recovery window expires, after which normal read/write operation resumes.
BQ4011MA-100 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-DIP Module (0.61", 15.49mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- NVSRAM
- Technology:
- NVSRAM (Non-Volatile SRAM)
- Memory Size:
- 256Kbit
- Memory Organization:
- 32K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 100ns
- Access Time:
- 100 ns
- Voltage - Supply:
- 4.75V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-DIP Module (18.42x37.72)
BQ4011MA-100 FAQ
1.How can I place an order for BQ4011MA-100 through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ4011MA-100 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ4011MA-100 reliable?
The price and inventory of BQ4011MA-100 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ4011MA-100 is usually 5 days.
3.What payment methods are accepted for BQ4011MA-100?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ4011MA-100 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ4011MA-100?
BQ4011MA-100 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ4011MA-100 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ4011MA-100?
For technical support, including BQ4011MA-100 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ4011MA-100 requirements.
6.How does Aetrix verify that BQ4011MA-100 is sourced from the original manufacturer or authorized distributors?
All BQ4011MA-100 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ4011MA-100 meets industry standards.
7.What is the process for return or replacement of BQ4011MA-100?
All BQ4011MA-100 units undergo pre-shipment inspection (PSI). If there is an issue with BQ4011MA-100, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ4011MA-100 part is unused and in its original packaging.
Return procedure for BQ4011MA-100:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ4011MA-100 Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

