Texas Instruments BQ4013YMA-85N
- Part No.:
- BQ4013YMA-85N
- Manufacturer:
- Texas Instruments
- Category:
- Memory
- Package:
- 32-DIP Module (0.610", 15.49mm)
- Datasheet:
-
BQ4013YMA-85N.pdf
- Description:
- IC NVSRAM 1MBIT PAR 32DIP MODULE
- Quantity:
- Payment:

- Shipping:

Inventory:1,988
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ4013YMA-85N from Texas Instruments is a 128 k × 8 nonvolatile SRAM with integrated lithium backup, designed for industrial temperature operation (–40°C to +85°C), 5-V ±10% supply tolerance, and 85 ns access time. It provides automatic write-protection during power-up/down, data retention ≥10 years without external power, and industry-standard 32-pin DIP pinout - used in embedded controllers requiring persistent memory across brownouts.
For engineers reviewing the BQ4013YMA-85N datasheet, BQ4013YMA-85N pinout, BQ4013YMA-85N application, or BQ4013YMA-85N equivalent, key selection criteria include VPFD = 4.37 V (for 10% 5-V systems), tCER = 85 ms (3.3-V mode) / 120 ms (5-V mode), and MA-package compatibility with legacy 1-Mb SRAM footprints.
Technical Context
The BQ4013YMA-85N integrates a CMOS SRAM core, power-fail detection circuitry, and a sealed lithium coin cell within a single 32-pin DIP module. Its control logic monitors VCC continuously and triggers automatic write-protection when voltage falls below VPFD = 4.37 V (typ), switching seamlessly to internal backup power before VCC drops to VSO ≈ 3 V.
During valid power, it behaves identically to a standard 128 k × 8 asynchronous SRAM with CE/OE/WE control and full address/data bus (A0–A16, DQ0–DQ7). The internal isolation switch disconnects the lithium cell until first VCC application, limiting self-discharge to ~0.5%/year prior to activation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 128 k × 8 (1,048,576-bit) organized as 131,072 words × 8 bits - supports byte-wide data storage without external multiplexing. |
| Access Time | 85 ns maximum - enables direct interface with 12-MHz microcontrollers or legacy ISA bus peripherals without wait states. |
| Supply Voltage | 5.0 V ±10% (4.5 V to 5.5 V) - compatible with industrial-grade 5-V rails with wide tolerance margins. |
| Power-Fail Threshold | VPFD = 4.37 V (typ) - triggers write-protection early enough to prevent corruption during 5-V supply sag beyond 10%. |
| Data Retention | ≥10 years without VCC - achieved via isolated lithium cell activated only after first power-on; no external battery management required. |
| Operating Temperature | –40°C to +85°C - qualified for industrial environments including factory automation and transportation control units. |
| Standby Current | ISB1 = 1–2 µA (CE = VIH) - enables ultra-low-power hold mode in battery-backed systems between wake events. |
Pinout & Package
32-pin dual in-line package (DIP), MA package type, through-hole mounting. Pin 1 is bottom-left corner (pin 1 marker adjacent to notch on top edge).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A16 | Address inputs | 17-bit address bus supporting full 128 k-word decoding; A16 enables 131,072-word addressing. |
| DQ0–DQ7 | Bi-directional data I/O | 8-bit parallel data path; high-impedance state enforced during write-protection or CE/OE deassertion. |
| CE | Chip-enable input | Active-low enable controlling device selection; initiates tCER delay upon reassertion after power-up. |
| OE | Output-enable input | Active-low control for output buffer; allows read data gating independent of CE timing. |
| WE | Write-enable input | Active-low signal qualifying write cycles; combined with CE determines write initiation per JEDEC timing. |
| VCC | Supply voltage input | Primary 5-V power rail; monitored for VPFD threshold violation and automatic backup switchover. |
| VSS | Ground reference | Common return path for all digital and analog circuitry; decoupling required per SRAM layout guidelines. |
| NC | No-connect | Pins 1 and 30 are unconnected internally; must remain floating or tied to ground per PCB design rules. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic Power-Fail Write-Protection | Hardware-enforced data lockout triggered at VPFD = 4.37 V, eliminating need for external supervisor ICs or firmware intervention. |
| Integrated Lithium Backup | Sealed coin cell pre-installed and electrically isolated until first VCC application - ensures >10-year shelf life and zero maintenance. |
| Industry-Standard Pinout | 32-pin DIP layout matches JEDEC 1-Mb SRAM footprint (e.g., AS6C1008, CY62128), enabling drop-in replacement in legacy designs. |
| Two-Voltage Operation Support | Configurable VPFD thresholds (4.37 V for 5-V ±10%, 2.90 V for 3.3-V ±10%) allow use in both 5-V and 3.3-V systems without redesign. |
| Unlimited Write Cycles | SRAM core enables infinite writes - unlike EEPROM/Flash - making it suitable for high-frequency logging or configuration storage. |
Applications
| Industrial PLC Data Logging | Medical Device Configuration Storage |
|---|---|
Use Scenario: Storing runtime calibration coefficients and fault history in programmable logic controllers deployed in manufacturing lines with unstable AC mains. IC Role / Device Role / Timing Role: Nonvolatile SRAM preserving critical operational data across unexpected power loss or scheduled maintenance shutdowns. Use Value: Eliminates need for external EEPROM write-cycle management and guarantees sub-millisecond data capture integrity during brownouts. |
Use Scenario: Holding user-defined therapy parameters and usage logs in portable infusion pumps operating on battery power with frequent charge/discharge cycles. IC Role / Device Role / Timing Role: Battery-backed memory retaining settings and audit trails even when main power is removed for sterilization or transport. Use Value: Meets IEC 62304 Class C software requirements for persistent data integrity without external power supervision circuitry. |
| Avionics Black Box Memory | Telecom Base Station Real-Time Clock Backup |
Use Scenario: Capturing flight-critical sensor snapshots in airborne data acquisition units exposed to wide thermal swings (–40°C to +85°C). IC Role / Device Role / Timing Role: Industrial-temperature-rated nonvolatile memory ensuring crash data survival after total aircraft power failure. Use Value: Qualified for extended temperature range and provides deterministic tWPT ≤150 µs write-protection latency under rapid VCC collapse. |
Use Scenario: Maintaining accurate time-of-day and network synchronization registers in cellular base station controllers during grid outages. IC Role / Device Role / Timing Role: Low-leakage SRAM (ISB1 ≤2 µA) backed by internal lithium cell to sustain RTC registers for >10 years offline. Use Value: Removes dependency on external RTC chips with separate battery holders, reducing BOM count and field failure modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile SRAM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STK15C88-85I | Same 128k×8 density, 85 ns access, but uses external battery and lacks integrated VPFD monitoring circuitry. | Requires external power-fail comparator and battery holder; higher board area and assembly cost. | Select when long-term supply continuity of TI parts is constrained and external battery management is already present. |
| AS6C1008-85ZIN | Standard 128k×8 SRAM (no backup); identical pinout and speed, but zero nonvolatility - requires external NVSRAM controller or FRAM. | Suitable only if system-level backup (e.g., supercapacitor + controller) is implemented separately. | Choose only if BQ4013YMA-85N's integrated lithium cell conflicts with environmental compliance (e.g., RoHS battery restrictions). |
Compared with STK15C88-85I and AS6C1008-85ZIN, the BQ4013YMA-85N delivers true single-component nonvolatility with guaranteed 10-year retention and hardware-enforced write-protection - reducing design complexity, test coverage, and field failure risk in industrial and medical applications.
Availability
BQ4013YMA-85N is available at Aetrix Electronics and suitable for industrial control systems, medical instrumentation, avionics data recorders, and telecom infrastructure requiring stable component supply across extended product lifecycles.
Supply support for BQ4013YMA-85N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in reliable, high-performance components.
The BQ4013YMA-85N belongs to TI's legacy nonvolatile SRAM product line, engineered specifically for mission-critical data retention in industrial and medical equipment where firmware-based backup solutions are insufficient or prohibited.
FAQ
What is the operating temperature range for the BQ4013YMA-85N?
The BQ4013YMA-85N is rated for industrial temperature operation from –40°C to +85°C. This specification is validated per TI's recommended operating conditions and applies to all electrical parameters including access time, VPFD threshold, and standby current. The device maintains full functionality across this range without derating, making it suitable for deployment in harsh environments such as factory floors or vehicle-mounted systems.
Does the BQ4013YMA-85N require external circuitry to function as nonvolatile memory?
No, the BQ4013YMA-85N requires no external circuitry to deliver nonvolatile operation. Its integrated lithium cell, power-fail detection logic, and automatic write-protection circuitry are fully self-contained within the MA-package DIP module. Engineers can replace standard SRAMs on existing PCBs without modifying support components - provided the 32-pin footprint and 5-V supply are maintained.
How does the BQ4013YMA-85N handle power-up sequencing and stabilization?
Upon power-up, the BQ4013YMA-85N enforces a chip-enable recovery time (tCER) of up to 120 ms in 5-V systems to allow processor stabilization before permitting writes. During this window, the SRAM remains write-protected even if CE is asserted. This prevents spurious writes caused by undervoltage or clock instability during boot - a behavior confirmed in TI's SLUS121A datasheet Figure 10 timing diagrams.
Is the lithium cell in the BQ4013YMA-85N replaceable or serviceable?
No, the lithium cell in the BQ4013YMA-85N is permanently sealed inside the DIP module and not user-replaceable. TI specifies ≥10 years of data retention under normal conditions after first power application. The cell is electrically isolated until initial VCC application, limiting pre-activation self-discharge to ~0.5% per year - a design feature confirmed in the Functional Description section of the datasheet.
What is the significance of the "N" suffix in BQ4013YMA-85N?
The "N" suffix in BQ4013YMA-85N denotes industrial temperature grade (–40°C to +85°C), distinguishing it from commercial-grade variants like BQ4013YMA-85 (0°C to +70°C). This suffix is defined in TI's official part numbering guide and correlates directly to the TOPR specification in the Recommended Operating Conditions table - not to packaging, RoHS status, or pin count.
BQ4013YMA-85N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-DIP Module (0.610", 15.49mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- NVSRAM
- Technology:
- NVSRAM (Non-Volatile SRAM)
- Memory Size:
- 1Mbit
- Memory Organization:
- 128K x 8
- Memory Interface:
- Parallel
- Clock Frequency:
- -
- Write Cycle Time - Word, Page:
- 85ns
- Access Time:
- 85 ns
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 32-DIP Module (18.42x42.8)
BQ4013YMA-85N FAQ
1.How can I place an order for BQ4013YMA-85N through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ4013YMA-85N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ4013YMA-85N reliable?
The price and inventory of BQ4013YMA-85N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ4013YMA-85N is usually 5 days.
3.What payment methods are accepted for BQ4013YMA-85N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ4013YMA-85N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ4013YMA-85N?
BQ4013YMA-85N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ4013YMA-85N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ4013YMA-85N?
For technical support, including BQ4013YMA-85N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ4013YMA-85N requirements.
6.How does Aetrix verify that BQ4013YMA-85N is sourced from the original manufacturer or authorized distributors?
All BQ4013YMA-85N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ4013YMA-85N meets industry standards.
7.What is the process for return or replacement of BQ4013YMA-85N?
All BQ4013YMA-85N units undergo pre-shipment inspection (PSI). If there is an issue with BQ4013YMA-85N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ4013YMA-85N part is unused and in its original packaging.
Return procedure for BQ4013YMA-85N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ4013YMA-85N Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

