Texas Instruments BQ4802LYPWR
- Part No.:
- BQ4802LYPWR
- Manufacturer:
- Texas Instruments
- Category:
- Real Time Clocks
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
BQ4802LYPWR.pdf
- Description:
- IC RTC CLK/CALENDAR PAR 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:293
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ4802LYPWR from Texas Instruments is a 3.3-V parallel real-time clock IC with integrated CPU supervisor, battery-backed SRAM control, and watchdog timer. It provides BCD-formatted time-of-day and century-based calendar functions, supports external 32.768-kHz crystal, delivers <500 nA backup-mode current, and features programmable alarm/periodic interrupts active in battery-backup mode. It is used in telecom base stations and medical equipment for reliable timekeeping during main power loss.
For engineers reviewing the BQ4802LYPWR datasheet, BQ4802LYPWR pinout, BQ4802LYPWR application, or BQ4802LYPWR equivalent, key selection considerations include its 3.3-V operation, CEOUT/VOUT-controlled external SRAM write-protection, 28-pin TSSOP package, open-drain RST/INT outputs, and watchdog timeout programmability via register bits WD0–WD2.
Technical Context
The BQ4802LYPWR integrates a temperature-compensated oscillator interface, power-fail detection (VPFD = 2.4–2.65 V), and conditional chip-enable switchover logic that isolates external SRAM when VCC drops below VPFD. Its internal clock update inhibition (UTI bit) enables glitch-free BCD register reads without affecting time accuracy.
It implements a three-level watchdog input (WDI) with default 1.5-s timeout, programmable via register B bits WD0–WD2, and generates reset via open-drain RST output with 200-ms active-low pulse after VCC recovery. The device uses A0–A3 address lines and DQ0–DQ7 data bus to access 16 bytes of clock/control registers in SRAM-compatible timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 2.7 V to 3.6 V - ensures compatibility with 3.3-V system rails and avoids level-shifting overhead. |
| Backup current | 0.3–0.5 µA at VBC = 3 V - enables multi-year lithium cell life in battery-backup mode. |
| Power-fail threshold | 2.4–2.65 V - triggers CEOUT deactivation and RST assertion before system brownout affects memory integrity. |
| Read cycle time | 300 ns at 3.3 V - meets timing for standard 3.3-V microprocessor bus interfaces without wait states. |
| Crystal frequency | 32.768 kHz - supports standard low-power RTC timing with ±1 min/month accuracy at 25°C. |
| Watchdog timeout | Programmable (1.5 s default) via WD0–WD2 - allows tuning to host processor's software execution window. |
| Interrupt outputs | Open-drain INT and RST - enables wired-OR connection with other system interrupt sources. |
Pinout & Package
Package: 28-pin TSSOP (PW), RoHS-compliant, 4.4 mm × 9.7 mm body, 0.65 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main supply input | 3.3-V system rail connection; powers all digital and analog blocks during normal operation. |
| BC | Backup cell input | Accepts 3-V lithium cell; enables automatic switchover to battery during VCC failure without external diodes. |
| VOUT | Switched output supply | Delivers higher of VCC or VBC to external SRAM; maintains memory retention during power loss. |
| CEOUT | Conditional chip-enable output | Goes low only when CEIN is low and VCC > VPFD; directly controls SRAM write-enable during power transitions. |
| RST | Reset output | Open-drain, active-low signal asserted for 200 ms after VCC crosses VPFD; ensures microprocessor stabilization. |
| INT | Interrupt output | Open-drain flag for alarm, periodic, or power-fail events; remains active in battery-backup mode. |
| A0–A3 | Address inputs | Select one of 16 clock/control registers (0x00–0x0F); compatible with standard 4-bit address decoding. |
| DQ0–DQ7 | Data I/O bus | 8-bit bidirectional interface for reading/writing BCD time, calendar, and control registers. |
| WDI | Watchdog input | Three-level input (high/low/floating); floating disables watchdog; transitions reset timeout counter. |
| WDO | Watchdog output | Open-drain output asserted low on timeout; can drive RST or external fault latch. |
| X1/X2 | Crystal terminals | Connects to 32.768-kHz tuning-fork crystal (6-pF load); internal oscillator eliminates external capacitors. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CPU supervisor | Provides power-fail detection, push-button reset override, and 200-ms reset pulse-eliminates need for discrete supervisor IC. |
| SRAM nonvolatile backup control | CEOUT and VOUT pins enable direct, hardware-controlled write-protection and power switchover for external CMOS SRAM-no firmware intervention required. |
| Glitch-free clock register access | UTI bit halts user-accessible register updates during read/write-prevents corrupted BCD time reads without stopping internal oscillator. |
| Century-based calendar | Supports years 00–99 with automatic leap-year correction through year 2100-enables long-term timestamping in data loggers and servers. |
| Battery-low warning | BVF flag (Register D, bit 4) indicates valid BC voltage-allows host firmware to trigger low-battery alerts before timekeeping fails. |
Applications
| Telecom Base Stations | Servers |
|---|---|
Use Scenario: Maintaining accurate time stamps for call detail records and synchronization during AC power interruption. IC Role / Device Role / Timing Role: Real-time clock with battery-backed SRAM control ensures uninterrupted timekeeping and configuration retention. Use Value: Prevents time drift and data loss during grid outages; supports NTP server failover with sub-second accuracy. |
Use Scenario: Preserving system uptime logs, BIOS settings, and hardware event timestamps across unexpected shutdowns. IC Role / Device Role / Timing Role: CPU supervisor and RTC provide coordinated reset signaling and persistent timekeeping during PSU faults. Use Value: Enables precise forensic logging and reduces boot-time clock sync delays after power restoration. |
| Medical Equipment | Handheld Instrumentation |
Use Scenario: Recording patient vital sign timestamps and audit trails in portable monitors where battery life and reliability are critical. IC Role / Device Role / Timing Role: Low-current RTC (0.5 µA) and watchdog ensure deterministic time capture and safe system recovery. Use Value: Meets IEC 62304 Class C requirements for time-critical diagnostics; extends primary battery runtime by >3 years. |
Use Scenario: Capturing measurement timestamps and calibration data in field-deployed multimeters and oscilloscopes. IC Role / Device Role / Timing Role: Century calendar and alarm interrupt support scheduled self-tests and firmware-triggered data dumps. Use Value: Eliminates manual clock resets between field deployments; enables automated maintenance scheduling via alarm flags. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time clock with supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DS1307+DS1232 | Separate RTC (I²C, no century register) + discrete supervisor; higher backup current (500 nA vs. 0.5 µA); no CEOUT/VOUT SRAM control. | Requires additional PCB area and firmware coordination; lacks integrated SRAM write-protection logic. | Choose if I²C interface and lower pin count are prioritized over autonomous SRAM backup and century calendar. |
| M41T81SM6 | 3.3-V serial RTC with integrated supervisor; 200 nA backup current; no parallel bus interface; no CEOUT/VOUT outputs. | Relies on host MCU to manage SRAM backup via software; no hardware-level write-protection during power transition. | Choose for space-constrained designs needing minimal footprint, but accept added firmware complexity for memory retention. |
Compared with DS1307+DS1232 and M41T81SM6, the BQ4802LYPWR uniquely combines parallel SRAM-compatible timing, autonomous CEOUT/VOUT-controlled external memory backup, and century-based calendar in a single 28-pin TSSOP-reducing BOM count and eliminating timing-critical firmware dependencies during power failure.
Availability
BQ4802LYPWR is available at Aetrix Electronics and suitable for telecom base stations, medical monitoring devices, and industrial servers requiring stable component supply, long-lifecycle support, and guaranteed traceable sourcing.
Supply support for BQ4802LYPWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader focused on analog and embedded processing technologies, with decades of expertise in precision timing and power management ICs.
The BQ4802LYPWR belongs to TI's legacy real-time clock and supervisor product line, designed specifically for systems demanding autonomous timekeeping, deterministic reset behavior, and hardware-controlled nonvolatile memory backup during power loss.
FAQ
What is the operating voltage range for the BQ4802LYPWR?
The BQ4802LYPWR operates from 2.7 V to 3.6 V, optimized for 3.3-V systems. This range ensures compatibility with standard LDO outputs and avoids overvoltage stress on internal circuitry. The device draws only 3 mA typical supply current during active operation and less than 0.5 µA in battery-backup mode, supporting long-term operation from a 3-V lithium cell.
How does the BQ4802LYPWR protect external SRAM during power failure?
The BQ4802LYPWR protects external SRAM using two dedicated pins: VOUT supplies the higher of VCC or backup cell voltage to the SRAM VCC pin, while CEOUT goes high to disable writes when VCC falls below the 2.4–2.65 V power-fail threshold. This hardware-level action occurs autonomously-no firmware or host intervention is required-and sustains data integrity even during abrupt power loss.
Can the BQ4802LYPWR maintain time accuracy without an external crystal?
No-the BQ4802LYPWR requires either a 32.768-kHz tuning-fork crystal connected between X1 and X2, or a buffered 32.768-kHz square wave applied to X1 with X2 grounded. The internal oscillator is not self-contained; it relies on this external timing source. With a specified 6-pF-load crystal, the BQ4802LYPWR achieves ±1 minute per month accuracy at 25°C.
What is the function of the UTI bit in the BQ4802LYPWR control register?
The UTI (Update Transfer Inhibit) bit (Register E, D3) halts the transfer of internal real-time counter values to the user-accessible clock registers. When set, it enables glitch-free reads of BCD-formatted time and date without risk of mid-update corruption. The internal oscillator continues running, so clock accuracy is unaffected. After reading, clearing UTI resumes automatic register updates within one second.
Does the BQ4802LYPWR support alarm interrupts while running on battery backup?
Yes-the BQ4802LYPWR supports programmable alarm interrupts (via AIE and ABE bits) that remain fully active in battery-backup mode. Alarm conditions generate an active-low signal on the open-drain INT pin, allowing host systems to wake from low-power sleep or trigger event logging even when main power is absent. This capability is confirmed in the SLUS464C datasheet Section 7.2.
BQ4802LYPWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Clock/Calendar
- Features:
- Alarm, Daylight Savings, Leap Year, Supervisor, Watchdog Timer
- Memory Size:
- -
- Time Format:
- HH:MM:SS (12/24 hr)
- Date Format:
- YY-MM-DD-dd
- Interface:
- Parallel
- Voltage - Supply:
- 2.7V ~ 3.6V
- Voltage - Supply, Battery:
- 2.4V ~ 4V
- Current - Timekeeping (Max):
- 1.5mA (Typ) @ 2.7 V ~ 3.6 V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 28-TSSOP
BQ4802LYPWR FAQ
1.How can I place an order for BQ4802LYPWR through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ4802LYPWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ4802LYPWR reliable?
The price and inventory of BQ4802LYPWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ4802LYPWR is usually 5 days.
3.What payment methods are accepted for BQ4802LYPWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ4802LYPWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ4802LYPWR?
BQ4802LYPWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ4802LYPWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ4802LYPWR?
For technical support, including BQ4802LYPWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ4802LYPWR requirements.
6.How does Aetrix verify that BQ4802LYPWR is sourced from the original manufacturer or authorized distributors?
All BQ4802LYPWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ4802LYPWR meets industry standards.
7.What is the process for return or replacement of BQ4802LYPWR?
All BQ4802LYPWR units undergo pre-shipment inspection (PSI). If there is an issue with BQ4802LYPWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ4802LYPWR part is unused and in its original packaging.
Return procedure for BQ4802LYPWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ4802LYPWR Tags

-
MCP7940N-I/SN
Microchip Technology

-
MCP7940MT-I/MNY
Microchip Technology

-
PCF85063ATL/1,118
NXP USA Inc.

-
MCP7940NT-I/SN
Microchip Technology

-
MCP7940NT-I/MS
Microchip Technology

-
MCP7940N-I/MS
Microchip Technology

-
PCF85063AT/AY
NXP USA Inc.
-
PCF85063TP/1Z
NXP Semiconductors

-
PCF85063ATT/AJ
NXP USA Inc.

-
MCP7940NT-E/SN
Microchip Technology

-
MCP7940NT-I/MNY
Microchip Technology

-
MCP79400T-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

