Texas Instruments BQ771605DPJT
- Part No.:
- BQ771605DPJT
- Manufacturer:
- Texas Instruments
- Category:
- Battery Management
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
BQ771605DPJT.pdf
- Description:
- IC BATT PROT LI-ION 2-4CEL 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BQ771605DPJT from Texas Instruments is a precision overvoltage protection IC for 2- to 4-series Li-ion battery packs, featuring fixed 3.85 V OVP threshold, ±10 mV accuracy at 25°C, 250 mV hysteresis, N-channel active-low open-drain output, and external capacitor-programmed delay (1–2 s with 0.1 µF). It operates in eBike battery management systems where cell-level fault detection and robust delay timing prevent false trips during transient voltage spikes.
For engineers reviewing the BQ771605DPJT datasheet, BQ771605DPJT pinout, BQ771605DPJT application, or BQ771605DPJT equivalent, key selection criteria include its 3.85 V overvoltage threshold, NCH active-low output drive capability, 8-pin WSON package compatibility with high-density PCB layouts, and support for Customer Test Mode with ≤170 ms reduced delay for production-line validation.
Technical Context
The BQ771605DPJT independently monitors up to four cell voltages (V1–VSS through V4–V3) using internal precision comparators referenced to a 3.85 V OVP threshold. Upon detection of any cell exceeding this threshold, it initiates a CD-pin-based delay timer with built-in open/short fault detection on the external capacitor.
In OVERVOLTAGE mode, the device discharges the CD capacitor via a 100 nA current source; when CD falls below ~250 mV, the OUT pin actively pulls low (NCH open-drain). In NORMAL mode, OUT remains high-impedance, and supply current draws only ≈1 µA while maintaining <100 nA per-cell input leakage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OVP Threshold | 3.85 V - Fixed trip point optimized for LFP or low-voltage Li-ion chemistries requiring tighter overvoltage guardbanding. |
| OVP Accuracy | ±10 mV at 25°C - Enables precise cell balancing coordination without additional calibration overhead. |
| Hysteresis | 250 mV - Prevents oscillation during marginal overvoltage conditions near threshold, ensuring clean fault latching. |
| Supply Current | ≈1 µA (all cells < VPROTECT) - Supports ultra-low-power always-on monitoring in standby battery systems. |
| Cell Input Leakage | <100 nA per pin - Minimizes self-discharge impact on individual cells during long-term storage. |
| Delay Timer Range | 1–2 s with 0.1 µF CD capacitor - Programmable response window avoids nuisance trips from short transients. |
| Output Type | NCH active-low, open-drain - Allows flexible pull-up to PACK+ or system rail; supports wired-OR fault bus architectures. |
| Operating Temp | –40°C to +110°C - Validated for under-hood or motor-adjacent placement in light electric vehicles. |
Pinout & Package
Package: 8-pin WSON (DPJ), 3.00 mm × 4.00 mm, exposed thermal pad, moisture sensitivity level 1 (260°C peak reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Unregulated 3–20 V supply; requires RC filter (RVD/CVD) for noise immunity in noisy battery environments. |
| V1 | Cell 1 positive sense input | Differential input referenced to VSS; connects to anode of lowest cell; requires RIN/CIN filter for EMI rejection. |
| V2 | Cell 2 positive sense input | Differential input referenced to V1; connects to anode of second cell; unused pins in 2S/3S configs must be shorted. |
| V3 | Cell 3 positive sense input | Differential input referenced to V2; connects to anode of third cell; supports full 4S stack monitoring. |
| V4 | Cell 4 positive sense input | Differential input referenced to V3; connects to anode of top cell; enables 4-series Li-ion pack protection. |
| VSS | Ground reference | IC ground tied to negative terminal of lowest cell; forms common reference for all differential cell measurements. |
| CD | External delay capacitor connection | Charges to 1.5 V then discharges at 100 nA; open/short fault detection triggers immediate OUT activation. |
| OUT | Fault signal output | N-channel open-drain output; sinks current during OV; requires external pull-up for logic-level interfacing. |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-cell overvoltage monitoring | Four differential inputs (V1–VSS to V4–V3) enable true cell-level fault isolation without shared reference errors. |
| Capacitor-programmable delay timer | 1–2 s range with 0.1 µF CCD; K-factor (10–20) allows tuning for application-specific transient immunity. |
| CD pin fault detection | Simultaneous detection of open-circuit or shorted CD capacitor ensures fail-safe operation even with component failure. |
| Customer Test Mode | Shorting CD to VSS reduces delay to ≤170 ms, enabling rapid functional verification on production test fixtures. |
| Ultra-low quiescent current | 1 µA ICC at VCELL(ALL) < VPROTECT extends shelf life and reduces parasitic drain in always-connected battery packs. |
| High-accuracy OVP threshold | ±10 mV tolerance at 25°C eliminates need for post-production trimming in cost-sensitive power tool and eScooter designs. |
Applications
| Power Tools | UPS Battery Backup |
|---|---|
Use Scenario: Cordless drill battery packs subject to regenerative braking spikes and fast charge termination overshoot. IC Role / Device Role / Timing Role: Standalone overvoltage monitor that latches fault after programmable delay, isolating faulty cells before MOSFET driver shutdown. Use Value: Prevents thermal runaway by triggering pack disconnect before sustained >3.85 V exposure, validated across –10°C to 60°C operating range. |
Use Scenario: Rack-mounted UPS modules with 2S–3S LiFePO₄ backup batteries requiring fail-safe voltage clamping during AC grid surges. IC Role / Device Role / Timing Role: Primary OVP supervisor feeding fault signal to system MCU; uses open-drain OUT to interface with existing 5 V logic rails. Use Value: 250 mV hysteresis prevents chatter during brown-out recovery; <100 nA input leakage preserves backup runtime during months of standby. |
| eBike Battery Packs | Pedal Assist Bicycles |
Use Scenario: Mid-drive eBike battery with 4S Li-ion configuration exposed to motor back-EMF spikes during downhill regen. IC Role / Device Role / Timing Role: Cell-level protector interfaced with battery gauge IC; OUT drives external load switch FET gate via pull-up resistor. Use Value: 110°C max ambient rating supports integration inside sealed battery enclosures; WSON package enables compact layout beneath cell stack. |
Use Scenario: Lightweight pedal-assist bicycle with 2S Li-ion pack where space and weight constrain protection circuitry. IC Role / Device Role / Timing Role: Minimal-footprint OVP solution replacing discrete comparator + timer; V2/V3/V4 pins shorted to V1 per 2S config. Use Value: 3.00 mm × 4.00 mm WSON footprint saves >40% board area vs. SOIC alternatives; 1 µA ICC extends idle-time battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ771602DPJT | Same 4.225 V OVP threshold, 50 mV hysteresis, NCH active-low output, identical pinout and package. | Targeted at standard 4.2 V Li-ion cells; higher threshold increases risk of undetected overcharge in 3.85 V–optimized chemistries. | Select BQ771602DPJT only if protecting conventional NMC/NCA cells; avoid for LFP or low-OCP Li-ion variants. |
| BQ771604DPJT | 4.200 V OVP threshold, 50 mV hysteresis, CMOS active-high output, same WSON-8 package. | Requires redesign of fault-handling logic due to active-high signaling; incompatible with existing open-drain bus architectures. | Choose BQ771604DPJT only when system MCU expects active-high fault assertion and no wired-OR bus is used. |
Compared with BQ771602DPJT and BQ771604DPJT, the BQ771605DPJT provides the lowest OVP threshold (3.85 V) and highest hysteresis (250 mV) in the family-critical for safe operation with lithium iron phosphate or high-safety-margin Li-ion cells-while retaining NCH open-drain compatibility with legacy battery management hardware.
Availability
BQ771605DPJT is available at Aetrix Electronics and suitable for power tools, UPS battery backup systems, and light electric vehicles requiring stable component supply, long-lifecycle support, and automotive-grade temperature resilience.
Supply support for BQ771605DPJT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in battery management, power conversion, and precision analog ICs.
The BQ7716 family is designed specifically for standalone overvoltage protection in multi-cell Li-ion battery packs, emphasizing accuracy, low power, and robust fault detection without requiring microcontroller intervention.
FAQ
What is the overvoltage protection threshold of the BQ771605DPJT?
The BQ771605DPJT has a fixed overvoltage protection threshold of 3.85 V per cell, with ±10 mV accuracy at 25°C and guaranteed performance across –40°C to +110°C. This value is factory-trimmed and non-adjustable, making the BQ771605DPJT suitable for lithium iron phosphate (LFP) and other low-threshold chemistries where tighter voltage guardbanding is required. The BQ771605DPJT does not support user-programmable thresholds.
How does the external delay capacitor affect BQ771605DPJT timing behavior?
The external capacitor on the CD pin sets the overvoltage delay time for the BQ771605DPJT using the formula tCD = K × CCD, where K ranges from 10 to 20. With a typical 0.1 µF capacitor, the delay spans 1–2 seconds. The BQ771605DPJT also detects CD pin faults: if the capacitor is open or shorted, the OUT pin activates immediately. This ensures fail-safe response regardless of capacitor integrity.
What output configuration does the BQ771605DPJT use, and how should it be interfaced?
The BQ771605DPJT features an N-channel open-drain, active-low output (OUT pin). During overvoltage, it sinks current to VSS; otherwise, it presents high impedance. An external pull-up resistor to PACK+ or system rail is mandatory. The BQ771605DPJT's IOUTH2 specification (0.5–14 mA sink current) determines minimum pull-up resistance to ensure reliable logic-level transition under all operating conditions.
Can the BQ771605DPJT monitor fewer than four cells, and how is it configured?
Yes, the BQ771605DPJT supports 2-series, 3-series, and 4-series configurations. For 2S operation, V3 and V4 pins are shorted to V2; for 3S, V4 is shorted to V3. All unused sense inputs must be shorted-not left floating-to maintain measurement integrity. The BQ771605DPJT's independent per-cell monitoring architecture ensures accurate voltage detection regardless of stack size.
What is Customer Test Mode on the BQ771605DPJT, and when is it used?
Customer Test Mode on the BQ771605DPJT is activated by shorting the CD pin to VSS, reducing overvoltage delay to ≤170 ms (tCHGDELAY). This mode enables rapid functional verification during manufacturing test without modifying hardware or firmware. The BQ771605DPJT retains full electrical specifications in this mode but requires strict adherence to absolute maximum ratings to prevent damage during accelerated testing.
BQ771605DPJT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Battery Protection
- Battery Chemistry:
- Lithium Ion
- Number of Cells:
- 2 ~ 4
- Fault Protection:
- Over Voltage
- Interface:
- -
- Operating Temperature:
- -40°C ~ 110°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (3x4)
BQ771605DPJT FAQ
1.How can I place an order for BQ771605DPJT through Aetrix?
Please submit a Request for Quotation (RFQ) for BQ771605DPJT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BQ771605DPJT reliable?
The price and inventory of BQ771605DPJT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BQ771605DPJT is usually 5 days.
3.What payment methods are accepted for BQ771605DPJT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BQ771605DPJT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BQ771605DPJT?
BQ771605DPJT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BQ771605DPJT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BQ771605DPJT?
For technical support, including BQ771605DPJT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BQ771605DPJT requirements.
6.How does Aetrix verify that BQ771605DPJT is sourced from the original manufacturer or authorized distributors?
All BQ771605DPJT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BQ771605DPJT meets industry standards.
7.What is the process for return or replacement of BQ771605DPJT?
All BQ771605DPJT units undergo pre-shipment inspection (PSI). If there is an issue with BQ771605DPJT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BQ771605DPJT part is unused and in its original packaging.
Return procedure for BQ771605DPJT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BQ771605DPJT Tags

-
BQ29700DSER
Texas Instruments

-
S-8241ABKMC-GBKT2G
ABLIC Inc.

-
S-8241ABPMC-GBPT2G
ABLIC Inc.

-
BQ27427YZFR
Texas Instruments

-
BQ27426YZFR
Texas Instruments

-
STC3117IJT
STMicroelectronics

-
STC3115IJT
STMicroelectronics

-
BQ76925RGER
Texas Instruments

-
NPM1100-QDAA-R
Nordic Semiconductor ASA

-
BQ27441DRZR-G1A
Texas Instruments

-
STC3115AIQT
STMicroelectronics

-
S-8252AAL-M6T1U
ABLIC Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

